Xilinx ML310 user manual

User manual for the device Xilinx ML310

Device: Xilinx ML310
Category: Computer Hardware
Manufacturer: Xilinx
Size: 1.07 MB
Added : 9/5/2013
Number of pages: 70
Print the manual

Download

How to use this site?

Our goal is to provide you with a quick access to the content of the user manual for Xilinx ML310. Using the online preview, you can quickly view the contents and go to the page where you will find the solution to your problem with Xilinx ML310.

For your convenience

If looking through the Xilinx ML310 user manual directly on this website is not convenient for you, there are two possible solutions:

  • Full Screen Viewing - to easily view the user manual (without downloading it to your computer), you can use full-screen viewing mode. To start viewing the user manual Xilinx ML310 on full screen, use the button Fullscreen.
  • Downloading to your computer - You can also download the user manual Xilinx ML310 to your computer and keep it in your files. However, if you do not want to take up too much of your disk space, you can always download it in the future from ManualsBase.
Xilinx ML310 User manual - Online PDF
Advertisement
« Page 1 of 70 »
Advertisement
Print version

Many people prefer to read the documents not on the screen, but in the printed version. The option to print the manual has also been provided, and you can use it by clicking the link above - Print the manual. You do not have to print the entire manual Xilinx ML310 but the selected pages only. paper.

Summaries

Below you will find previews of the content of the user manuals presented on the following pages to Xilinx ML310. If you want to quickly view the content of pages found on the following pages of the manual, you can use them.

Abstracts of contents
Summary of the content on the page No. 1

ML310 User
Guide
Virtex-II Pro Embedded
Development Platform
UG068 (v1.01) August 25, 2004
R

Summary of the content on the page No. 2

R "Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are registered trademarks of Xilinx, Inc. The shadow X shown above is a trademark of Xilinx, Inc. ACE Controller, ACE Flash, A.K.A. Speed, Alliance Series, AllianceCORE, Bencher, ChipScope, Configurable Logic Cell, CORE Generator, CoreLINX,

Summary of the content on the page No. 3

ML310 User Guide UG068 (v1.01) August 25, 2004 The following table shows the revision history for this document.. Version Revision 08/15/04 1.0 Initial Xilinx release. 08/25/04 1.01 Added SysACE CFGADDR details. UG068 (v1.01) August 25, 2004 www.xilinx.com ML310 User Guide 1-800-255-7778

Summary of the content on the page No. 4

ML310 User Guide www.xilinx.com UG068 (v1.01) August 25, 2004 1-800-255-7778

Summary of the content on the page No. 5

Table of Contents Preface: About This Manual Chapter 1: Introduction to Virtex-II Pro, ISE, and EDK Virtex-II Pro . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Summary of Virtex-II Pro Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 PowerPC™ 405 Core . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Roc

Summary of the content on the page No. 6

R PCI Bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 ALi South Bridge Interface, M1535D+, U15 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 Parallel Port Interface, connector assembly P1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Serial Port Interface, connector assembly P1. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 USB, connector

Summary of the content on the page No. 7

R Preface About This Manual This manual accompanies the ML310 Embedded Development System and contains information about the ML310 Hardware Platform and software tools. Manual Contents This manual contains the following chapters: • Chapter 1, “Introduction to Virtex-II Pro, ISE, and EDK,” provides an overview of the hardware and software features. • Chapter 2, “ML310 Embedded Development Platform,” provides an overview of the embedded development platform and details the components and featur

Summary of the content on the page No. 8

R Chapter : Resource Description/URL Problem Solvers Interactive tools that allow you to troubleshoot your design issues http://support.xilinx.com/support/troubleshoot/psolvers.htm Tech Tips Latest news, design tips, and patch information for the Xilinx design environment http://www.support.xilinx.com/xlnx/xil_tt_home.jsp Conventions This document uses the following conventions. An example illustrates each convention. Typographical The following typographical conventions are used in this docume

Summary of the content on the page No. 9

R Convention Meaning or Use Example IOB #1: Name = QOUT’ Vertical ellipsis IOB #2: Name = CLKIN’ . Repetitive material that has . . been omitted . . . Repetitive material that has allow block block_name Horizontal ellipsis . . . been omitted loc1 loc2 ... locn; Online Document The following conventions are used in this document: Convention Meaning or Use Example See the section “Additional Cross-reference link to a Resources” for details. location in the current file or Blue text in ano

Summary of the content on the page No. 10

R Chapter : 10 www.xilinx.com ML310 User Guide 1-800-255-7778 UG068 (v1.01) August 25, 2004

Summary of the content on the page No. 11

R Chapter 1 Introduction to Virtex-II Pro, ISE, and EDK Virtex-II Pro The Virtex-II Pro Platform FPGA solution is the most technically sophisticated silicon and software product development in the history of the programmable logic industry. The goal was to revolutionize system architecture “from the ground up.” To achieve that objective, the best circuit engineers and system architects from IBM, Mindspeed, and Xilinx co- developed the world's most advanced Platform FPGA silicon product. Leadi

Summary of the content on the page No. 12

R Chapter 1: Introduction to Virtex-II Pro, ISE, and EDK Table 1-1: Virtex-II Pro Family Members Device 2VP2 2VP4 2VP7 2VP20 2VP30 2VP40 2VP50 2VP70 2VP100 2VP125 Logic Cells 3,168 6,768 11,088 20,880 30,816 43,632 53,136 74,448 99,216 125,136 PPC405 011222 2224 MGTs 4488812 16 20 20 24 BRAM 216 504 792 1,584 2,448 3,456 4,176 5,904 7,992 10,008 (Kbits) Xtreme 12 28 44 88 136 192 232 328 444 556 Multipliers PowerPC™ 405 Core • Embedded 300+ MHz Harvard architecture core • Low power consumption:

Summary of the content on the page No. 13

R Virtex-II Pro • Four levels of selectable pre-emphasis • Five levels of output differential voltage • Per-channel internal loopback modes • 2.5V transceiver supply voltage Virtex-II FPGA Fabric Description of the Virtex-II Family fabric follows: • SelectRAM memory hierarchy ♦ Up to 10 Mb of True Dual-Port RAM in 18 Kb block SelectRAM resources ♦ Up to 1.7 Mb of distributed SelectRAM resources ♦ High-performance interfaces to external memory • Arithmetic functions ♦ Dedicated 18-bit x 18-bit mu

Summary of the content on the page No. 14

R Chapter 1: Introduction to Virtex-II Pro, ISE, and EDK - 840 Mb/s Low-Voltage Differential Signaling I/O (LVDS) with current mode drivers - Bus LVDS I/O - HyperTransport™ (LDT) I/O with current driver buffers - Built-in DDR input and output registers ♦ Proprietary high-performance SelectLink technology for communications between Xilinx devices - High-bandwidth data path - Double Data Rate (DDR) link - Web-based HDL generation methodology • SRAM-based in-system configuration ♦ Fast SelectMAP™

Summary of the content on the page No. 15

R Foundation ISE IP. ISE even includes technology called IP Builder, which allows you to capture your own IP and reuse it in other designs. ISE’s Architecture Wizards allow easy access to device features like the Digital Clock Manager and Multi-Gigabit I/O technology. ISE also includes a tool called PACE (Pinout Area Constraint Editor) which includes a front-end pin assignment editor, a design hierarchy browser, and an area constraint editor. By using PACE, designers are able to observe and

Summary of the content on the page No. 16

R Chapter 1: Introduction to Virtex-II Pro, ISE, and EDK Board Level Integration Xilinx understands the critical issues such as complex board layout, signal integrity, high- speed bus interface, high-performance I/O bandwidth, and electromagnetic interference for system level designers. To ease the system level designers’ challenge, ISE provides support to all Xilinx leading FPGA technologies: • System IO • XCITE • Digital clock management for system timing • EMI control management for electro

Summary of the content on the page No. 17

R Chapter 2 ML310 Embedded Development Platform Overview The ML310 Embedded Development Platform offers designers a versatile Virtex-II Pro XC2VP30-FF896 based platform for rapid prototyping and system verification. In addition to the more than 30,000 logic cells, over 2,400 Kb of BRAM, dual PowerPC™ 405 processors and RocketIO transceivers available in the FPGA, the ML310 provides an onboard Ethernet MAC/PHY, DDR memory, multiple PCI bus slots, and standard PC I/O ports within an ATX form

Summary of the content on the page No. 18

R Chapter 2: ML310 Embedded Development Platform Figure 2-1: ML310 Board 18 www.xilinx.com ML310 User Guide 1-800-255-7778 UG068 (v1.01) August 25, 2004

Summary of the content on the page No. 19

R Overview Figure 2-2 shows a high-level block diagram of the ML310 and its peripherals. INTC PLB BRAM OPB2PLB CF System ACE Bridge 256 MB OPB PLB Bus Bus DDR DIMM PLB2OPB RS232 Bridge High-Speed PPC SMBus 405 PM1 OCM Bus SPI OCM BRAM High-Speed XC2VP30 PM2 GPIO / LEDs FF896 PCI Bridge 3.3V PCI AMD RS232 Intel GD82559 TI Flash (2) RJ45 10/100 Ethernet NIC PCI 2250 3.3V PCI PS/2 GPIO ALi 5V PCI Slots K/M M1535D+ IDE Parallel South Bridge (2) Port 5V PCI USB SMBus Slots (2) Audio Figure 2-2: ML310

Summary of the content on the page No. 20

R Chapter 2: ML310 Embedded Development Platform ♦ 2 USB ports ♦ 2 IDE connectors ♦ GPIO ♦ SMBus Interface ♦ AC97 Audio CODEC ♦ PS/2 keyboard and mouse ports • ATX power supply Board Hardware The ML310 Virtex-II Pro FPGA is connected to several peripherals listed below. The peripherals are either directly connected to the FPGA or in directly accessible via the PCI Bus. The following sections describe the main features of each of the peripherals and how they interface with the Xilinx Vi


Alternative user manuals
# User manual Category Download
1 Xilinx UG133 User manual Computer Hardware 2
2 Xilinx Virtex-5 FPGA ML561 User manual Computer Hardware 2
3 Xilinx ML507 User manual Computer Hardware 4
4 Xilinx MIcroblaze Development Spartan-3E 1600E User manual Computer Hardware 44
5 Xilinx SP601 Hardware UG518 User manual Computer Hardware 6
6 Xilinx Inc.XAPP721 User manual Computer Hardware 2
7 Xilinx ML505 User manual Computer Hardware 10
8 Xilinx ML506 User manual Computer Hardware 2
9 Xilinx ML605 User manual Computer Hardware 20
10 Xilinx SP605 User manual Computer Hardware 9
11 Xilinx QuickStart ML501 User manual Computer Hardware 0
12 Xilinx ML510 User manual Computer Hardware 1
13 Xilinx EDK 9.2I User manual Computer Hardware 3
14 Sony MSAKIT-PC4A User manual Computer Hardware 2
15 Sony MRW62E-S1 2694866142 User manual Computer Hardware 5
16 Philips MATCH LINE 9596 User manual Computer Hardware 17
17 Sony 64GB SDHC Class 10 Memory Card Readers SF32UY User manual Computer Hardware 1
18 Philips PSC702 User manual Computer Hardware 1