Streszczenie treści zawartej na stronie nr. 1
AR-B1375/AR-B1376
Half Size All-In-One
386SX CPU CARD
User’ s Guide
Edition: 1.51
Book Number: AR-B1375/AR-B1376-05.0517
Streszczenie treści zawartej na stronie nr. 2
Streszczenie treści zawartej na stronie nr. 3
AR-B1375/AR-B1376 User s Guide Table of Contents 0. PREFACE...............................................................................................................................................................0-3 0.1 COPYRIGHT NOTICE AND DISCLAIMER............................................................................................................................ 0-3 0.2 WELCOME TO THE AR-B1375/AR-B1376 CPU BOARD.............................................................
Streszczenie treści zawartej na stronie nr. 4
AR-B1375/AR-B1376 User s Guide 6.2 SWITCH SETTING................................................................................................................................................................. 6-1 6.2.1 Overview........................................................................................................................................................................ 6-2 6.2.2 I/O Port Address Select (SW1-1) ........................................................
Streszczenie treści zawartej na stronie nr. 5
AR-B1375/AR-B1376 User s Guide 0.PREFACE 0.1 COPYRIGHT NOTICE AND DISCLAIMER September 1997 This document is copyrighted, 1997, by Acrosser Technology Co., Ltd. All rights are reserved. No part of this manual may be reproduced, copied, transcribed, stored in a retrieval system, or translated into any language in any form or by any means, such as electronic, mechanical, magnetic, optical, chemical, manual or other means without prior written permission of original manufacturer. Acrosser
Streszczenie treści zawartej na stronie nr. 6
AR-B1375/AR-B1376 User s Guide 0.6 ORGANIZATION This information for users covers the following topics (see the Table of Contents for a detailed listing): Chapter 1, “Overview,” provides an overview of the system features and packing list. Chapter 2, “System Controller,” describes the major structure. Chapter 3, “Setting Up the System,” describes how to adjust the jumper, and the connectors setting. Chapter 4, “CRT/LCD Flat Panel Display”, describes the configuration and installatio
Streszczenie treści zawartej na stronie nr. 7
AR-B1375/AR-B1376 User s Guide 1. OVERVIEW This chapter provides an overview of your system features and capabilities. The following topics are covered: Introduction Packing List Features 1.1 INTRODUCTION The AR-B1375 and AR-B1376 are new generation half size, 386 ISA card. This card offers much greater performance than the older cards such as support for 32MB’s of DRAM using two 72-pin SIMMs, one RS-232C/485 and one RS-232C port and 3/1.5MB solid state disk capacity for ROM,
Streszczenie treści zawartej na stronie nr. 8
AR-B1375/AR-B1376 User s Guide 1.3 FEATURES The system provides a number of special features that enhance its reliability, ensure its availability, and improve its expansion capabilities, as well as its hardware structure. 80386SX-33/40 MHz CPU ISA and PC/104 extension bus Up to 32MB DRAM system On-board CRT and LCD panel display (AR-B1375 doesn’t provide this function) Supports IDE hard disk drives Supports floppy disk drives Supports 1 bi-directional parallel port Supp
Streszczenie treści zawartej na stronie nr. 9
AR-B1375/AR-B1376 User s Guide 2. SYSTEM CONTROLLER This chapter describes the major structure of the AR-B1375 and AR-B1376 CPU board. The following topics are covered: Microprocessor DMA Controller Keyboard Controller Interrupt Controller Real-Time Clock and Non-Volatile RAM Timer Serial Port Parallel Port 2.1 MICROPROCESSOR The AR-B1375 and AR-B1376 use the ALI M6117 CPU, it is designed to perform like Intel’s 386SX system with deep green features. The 386SX core
Streszczenie treści zawartej na stronie nr. 10
AR-B1375/AR-B1376 User s Guide 2.3 KEYBOARD CONTROLLER The 8042 processor is programmed to support the keyboard serial interface. The keyboard controller receives serial data from the keyboard, checks its parity, translates scan codes, and presents it to the system as a byte data in its output buffer. The controller can interrupt the system when data is placed in its output buffer, or wait for the system to poll its status register to determine when data is available. Data can be wri
Streszczenie treści zawartej na stronie nr. 11
AR-B1375/AR-B1376 User s Guide 2.4.1 I/O Port Address Map Hex Range Device 000-01F DMA controller 1 020-021 Interrupt controller 1 022-023 ALI M6117 040-04F Timer 1 050-05F Timer 2 060-06F 8042 keyboard/controller 070-071 Real-time clock (RTC), non-maskable interrupt (NMI) 080-09F DMA page registers 0A0-0A1 Interrupt controller 2 0C0-0DF DMA controller 2 0F0 Clear Math Co-processor 0F1 Reset Math Co-processor 0F8-0FF Math Co-processor 170-178 Fixed disk 1 1F0-1F8 Fixed disk 0
Streszczenie treści zawartej na stronie nr. 12
AR-B1375/AR-B1376 User s Guide I/O Pin Signal Name Input/Output I/O Pin Signal Name Input/Output A17 SA14 Input/Output B17 -DACK1 Output A18 SA13 Input/Output B18 DRQ1 Input A19 SA12 Input/Output B19 -REFRESH Input/Output A20 SA11 Input/Output B20 BUSCLK Output A21 SA10 Input/Output B21 IRQ7 Input A22 SA9 Input/OutputB22 IRQ6 Input A23 SA8 Input/OutputB23 IRQ5 Input A24 SA7 Input/OutputB24 IRQ4 Input A25 SA6 Input/OutputB25 IRQ3 Input A26 SA5 Input/OutputB26 -DACK2 Output A27 SA4 In
Streszczenie treści zawartej na stronie nr. 13
AR-B1375/AR-B1376 User s Guide 2.5 REAL-TIME CLOCK AND NON-VOLATILE RAM The AR-B1375/AR-B1376 contains a real-time clock compartment that maintains the date and time in addition to storing configuration information about the computer system. It contains 14 bytes of clock and control registers and 114 bytes of general purpose RAM. Because of the use of CMOS technology, it consumes very little power and can be maintained for long period of time using an internal Lithium battery. The conte
Streszczenie treści zawartej na stronie nr. 14
AR-B1375/AR-B1376 User s Guide 2.7 SERIAL PORT The ACEs (Asynchronous Communication Elements ACE1 to ACE4) are used to convert parallel data to a serial format on the transmit side and convert serial data to parallel on the receiver side. The serial format, in order of transmission and reception, is a start bit, followed by five to eight data bits, a parity bit (if programmed) and one, one and half (five-bit format only) or two stop bits. The ACEs are capable of handling divisors of 1 to 6
Streszczenie treści zawartej na stronie nr. 15
AR-B1375/AR-B1376 User s Guide (5) Line Control Register (LCR) Bit 0: Word Length Select Bit 0 (WLS0) Bit 1: Word Length Select Bit 1 (WLS1) WLS1 WLS0 Word Length 0 0 5 Bits 0 1 6 Bits 1 0 7 Bits 1 1 8 Bits Bit 2: Number of Stop Bit (STB) Bit 3: Parity Enable (PEN) Bit 4: Even Parity Select (EPS) Bit 5: Stick Parity Bit 6: Set Break Bit 7: Divisor Latch Access Bit (DLAB) (6) MODEM Control Register (MCR) Bit 0: Data Terminal Ready (DTR) Bit 1: Request to Send (RTS) Bit 2:
Streszczenie treści zawartej na stronie nr. 16
AR-B1375/AR-B1376 User s Guide (9) Divisor Latch (LS, MS) LS MS Bit 0: Bit 0 Bit 8 Bit 1: Bit 1 Bit 9 Bit 2: Bit 2 Bit 10 Bit 3: Bit 3 Bit 11 Bit 4: Bit 4 Bit 12 Bit 5: Bit 5 Bit 13 Bit 6: Bit 6 Bit 14 Bit 7: Bit 7 Bit 15 Desired Divisor Used to Present Error Difference Baud Rate Generate 16x Clock Between Desired and Actual 50 2304 --- 75 1536 --- 110 1047 0.026 134.5 857 0.058 150 768 --- 300 384 --- 600 192 --- 1200 96 --- 1800 64 --- 2000 58 0.69 2400 48 --- 360
Streszczenie treści zawartej na stronie nr. 17
AR-B1375/AR-B1376 User s Guide (4) Printer Status Buffer The system microprocessor can read the printer status by reading the address of the Printer Status Buffer. The bit definitions are described as follows: 70 6 5 4 3 2 1 XXX -ERROR SLCT PE -ACK -BUSY Figure 2-2 Printer Status Buffer NOTE: X presents not used. Bit 7: This signal may become active during data entry, when the printer is off-line during printing, or when the print head is changing position or in an error state.
Streszczenie treści zawartej na stronie nr. 18
Streszczenie treści zawartej na stronie nr. 19
1 1 CN1 104 51 81 50 1 100 31 1 SIMM1 SIMM2 AR-B1375/AR-B1376 User s Guide 3. SETTING UP THE SYSTEM This section describes pin assignments for system’s external connectors and the jumpers setting. Overview System Setting 3.1 OVERVIEW The AR-B1375 and AR-B1376 are all-in-one half size, Pentium single CPU board. This section provides hardware’s jumpers setting, the connectors’ locations, and the pin assignment. CAUTION: The CPU board doesn’t support the type DRAM SIMM of two-sid
Streszczenie treści zawartej na stronie nr. 20
AR-B1375/AR-B1376 User s Guide 3.2 SYSTEM SETTING Jumper pins allow you to set specific system parameters. Set them by changing the pin location of jumper blocks. (A jumper block is a small plastic-encased conductor [shorting plug] that slips over the pins.) To change a jumper setting, remove the jumper from its current location with your fingers or small needle-nosed pliers. Place the jumper over the two pins designated for the desired setting. Press the jumper evenly onto the pins.
