Streszczenie treści zawartej na stronie nr. 1
CYV15G0101EQ
Multi Rate Video Cable Equalizer
■ Pb-free and RoHS compliant
Features
■ Uses Cypress CLEANLink™ technology
■ Multi rate adaptive equalization
■ Pin compatible to existing equalizer devices
■ Operates from 143 to 1485 Mbps serial data rate
Functional Description
■ SMPTE 292M, SMPTE 344M, and SMPTE 259M compliant
■ Supports DVB-ASI at 270 Mbps
The CYV15G0101EQ is a multi rate adaptive equalizer designed
to equalize and restore signals received over 75Ω coaxial cable.
■ Cable length i
Streszczenie treści zawartej na stronie nr. 2
CYV15G0101EQ Equalizer Block Diagram CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram CYV15G0101EQ Multi-Rate Video Cable Equalizer Block Diagram Cable Length Analog MUTE Carrier Detect and Adjustor and Mute Mute Control Block MCLADJ Threshold Block CD DC Restore BYPASS SDI, SDI Equalizer Differential Output SDO, SDO Pinouts Figure 1. Pin Diagram - 16 Pin SOIC (Top View) 16 CD/MUTE CLI 2 VCC 15 VCC GND 3 14 GND 4 13 SDO SDI CYV15G0101EQ SDI 5 12
Streszczenie treści zawartej na stronie nr. 3
CYV15G0101EQ Table 1. Pin Descriptions - CYV15G0101EQ Single Channel Cable Equalizer Name IO Characteristics Signal Description Control Signals CLI Analog Output Cable Length Indicator. CLI provides an analog voltage proportional to the equalized cable length. CLI works at both SD-SDI and HD-SDI data rates. CD/MUTE LVTTL IO Carrier Detect or Mute Indicator. Output: When the incoming data stream is present and the cable length does not exceed that set by MCLADJ, the CD/MUTE outputs a voltage le
Streszczenie treści zawartej na stronie nr. 4
CYV15G0101EQ Equalizer Operation MCLADJ The CYV15G0101EQ is a high speed adaptive cable equalizer Maximum Cable Length Adjust (MCLADJ) sets the approximate designed to equalize standard definition (SD) and high definition maximum amount of cable to be equalized. When the maximum (HD) serial digital interface (SDI) video data streams. cable length set by MCLADJ is reached, CD is driven high and CYV15G0101EQ equalizer is optimized to equalize up to 350m the outputs are muted. MCLADJ works at SD an
Streszczenie treści zawartej na stronie nr. 5
CYV15G0101EQ Power Up Requirements Maximum Ratings The CYV15G0101EQ contains one power supply. The voltage Exceeding maximum ratings may shorten the useful life of the on any input or IO pin must not exceed the power pin during device. These user guidelines are not tested. power up. Storage Temperature.................................. –65°C to +150°C Ambient Temperature with Operating Range Power Applied ............................................ –55°C to +125°C Ambient Range V Supply Voltage
Streszczenie treści zawartej na stronie nr. 6
CYV15G0101EQ AC Electrical Characteristics Parameter Description Test Conditions Min Typ Max Unit [1] – Serial Input Data Rate – 143 – 1485 Mbps [5] V Input Voltage Swing Single-ended, at the transmitter, 500 1200 mV SDI HD data rate [6] V Input Voltage Swing Single-ended, at the transmitter, 500 1200 mV SDI SD data rate [1] ΔV Output Voltage Swing Differential , 50Ω load 450 700 950 mV SDO p-p [1] – Output Jitter for Various Cable 270 Mbps – 0.2 – UI Lengths and Data Rates Belden 1694A: 0-350m
Streszczenie treści zawartej na stronie nr. 7
CYV15G0101EQ Typical Performance Graphs (Unless otherwise stated, V = 3.3V, T = 25°C) CC A Figure 2. MCLADJ Input Voltage vs. Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates 2.7 2.6 2.5 2.4 2.3 2.2 2.1 2 1.9 1.8 1.7 0 50 100 150 200 250 300 350 CABLE LENGTH (m ) Figure 3. CLI Output Voltage vs. Belden 1694A Cable Length at SD-SDI and HD-SDI Data Rates 2.7 2.6 2.5 2.4 2.3 2.2 2.1 2 1.9 1.8 1.7 0 50 100 150 200 250 300 350 CABLE LENG TH (m ) Document Number: 001-04184 Rev. *E Page 7
Streszczenie treści zawartej na stronie nr. 8
CYV15G0101EQ Typical Application Circuit Figure 4. Interfacing CYV15G0101EQ to the HOTLink II SerDes C D / M U T E C L I +3.3V +3.3V C12 C10 0. 01 μF LFI RXLE 0.01 μF BNC JACK RXD7 SDASEL 1 μF R16 C15 16 1 RXD6 LPEN CD/MUTE CLI 75Ω 15 2 RXD5 INSEL VCC VCC Z0 75 Ω 14 3 RXD4 IN1+ VEE VEE 13 4 RXD3 SDO L2 SDI 1 μF C16 RXD2 2 Z 12 5 0 SDO SDI RXD1 11 6 6.4 n H IN1 − VEE VEE R18 10 7 RXD0 MCLADJ AGC+ Z0 9 8 RXOP FRAMCHAR BYPASS AGC − + 37.4 Ω 75 Ω RXST2 RFEN 1 μF RXST1 RFMODE RXST0 DECMODE C11 R
Streszczenie treści zawartej na stronie nr. 9
CYV15G0101EQ Ordering Information Operating Ordering Code Package Name Package Type Range CYV15G0101EQ-SXC SZ16.15 Pb-free 16-Pin 150 Mil SOIC 0 to 70°C Package Dimension Figure 5. 16-Pin (150 Mil) SOIC S16.15 51-85068-*B Document Number: 001-04184 Rev. *E Page 9 of 10 [+] Feedback [+] Feedback
Streszczenie treści zawartej na stronie nr. 10
CYV15G0101EQ Document History Page Document Title: CYV15G0101EQ Multi Rate Video Cable Equalizer Document Number: 001-04184 ISSUE ORIG. OF REV. ECN NO. DESCRIPTION OF CHANGE DATE CHANGE ** 389196 SEE ECN BCD New preliminary datasheet *A 394763 SEE ECN BCD Updated preliminary datasheet for release to the internet *B 431556 SEE ECN BCD Changed AC and DC parameters *C 504487 SEE ECN FRE Updated AC and DC parameters. Changed datasheet status from preliminary to final *D 514998 SEE ECN FRE Fixed t
