Streszczenie treści zawartej na stronie nr. 1
SIMATIC NET
SPC3 Siemens PROFIBUS Controller
Hardware Description Date 2003/04/09
Streszczenie treści zawartej na stronie nr. 2
Streszczenie treści zawartej na stronie nr. 3
SIMATIC - NET SPC3 Hardware Description (Siemens PROFIBUS Controller according to IEC 61158) Version: 1.3 Date: 2003/04
Streszczenie treści zawartej na stronie nr. 4
PROFIBUS Interface Center SPC3 Liability Exclusion We have tested the contents of this document regarding agreement with the hardware and software described. Nevertheless, there may be deviations, and we don’t guarantee complete agreement. The data in the document is tested periodically, however. Required corrections are included in subsequent versions. We gratefully accept suggestions for improvement Copyright Copyright © Siemens AG 2003. All Rights Reserved. Unless permiss
Streszczenie treści zawartej na stronie nr. 5
SPC3 PROFIBUS Interface Center Versions Release Date Changes V 1.1 12/23/99 Chapter 8.2 Current consumption without bus accesses Chapter 10.1 Contact persons V 1.2 09/25/02 Included the specification of the different manufacturers in Chap. 8.1, 8.3, 8.5 and 10.3 Order numbers chap 10.1 contact persons V 1.3 2003/04 Included the specification of the different manufacturers in Chap. 8.1, 8.3, 8.5 and 10.3 SPC3 Hardware Description V1.3 Page 3 Copyright (C) Siemens AG 2003 Al
Streszczenie treści zawartej na stronie nr. 6
PROFIBUS Interface Center SPC3 Directory 1 INTRODUCTION 7 2 FUNCTION OVERVIEW 8 3 PIN DESCRIPTION 9 4 MEMORY ALLOCATION 11 4.1 Memory Area Distribution in the SPC3 11 4.2 Processor Parameters (Latches/Register) 13 4.3 Organizational Parameters (RAM) 15 5 ASIC INTERFACE 17 5.1 Mode Register 17 5.1.1 Mode Register 0 17 5.1.2 Mode Register 1 (Mode-REG1, writable): 19 5.2 Status Register 20 5.3 Interrupt Controller 22 5.4 Watchdog Timer 25 5.4.1 Automatic Baud Rate Identification
Streszczenie treści zawartej na stronie nr. 7
SPC3 PROFIBUS Interface Center 7.1.6 Interface Signals 43 7.2 UART 43 7.3 ASIC Test 43 8 TECHNICAL DATA 44 8.1 Maximum Limit Values 44 8.2 Permitted Operating Values 44 8.3 DC-Specifikation of the I/O- Drivers 44 8.4 AC-Specification for the Output Drivers 45 8.5 Timing Characteristics 46 8.5.1 SYS Bus Interface 46 8.5.2 Timing in the Synchronous C32-Mode: 47 8.5.3 Timing in the Asynchronous Intel Mode (X86 Mode) : 49 8.5.4 Timing in the Synchronous Motorola Mode (E_Clock-Mode, f
Streszczenie treści zawartej na stronie nr. 8
PROFIBUS Interface Center SPC3 Page 6 V1.3 SPC3 Hardware Description 2003/04 Copyright (C) Siemens AG 2003. All rights reserved.
Streszczenie treści zawartej na stronie nr. 9
SPC3 PROFIBUS Interface Center 1 Introduction For simple and fast digital exchange between programmable logic controllers, Siemens offers its users several ASICs. These ASICs are based on and are completely handled on the principles of the EN 50170 Vol. 2, of data traffic between individual programmable logic controller stations. The following ASICs are available to support intelligent slave solutions, that is, implementations with a microprocessor. The ASPC2 already has integrated
Streszczenie treści zawartej na stronie nr. 10
PROFIBUS Interface Center SPC3 2 Function Overview The SPC3 makes it possible to have a price-optimized configuration of intelligent PROFIBUS-DP slave applications. The processor interface supports the following processors: Intel: 80C31, 80X86 Siemens: 80C166/165/167 Motorola: HC11-,HC16-,HC916 types In SPC3, the transfer technology is integrated (Layer 1), except for analog functions (RS485 drivers), the FDL transfer protocol (Fieldbus Data Link) for slave nodes (Layer 2a), a supp
Streszczenie treści zawartej na stronie nr. 11
SPC3 PROFIBUS Interface Center 3 Pin Description The SPC3 has a 44-pin PQFP housing with the following signals: Pin Signal Name In/Out Description Source / Destination 1 XCS I© Chip-Select C32 Mode: place on VDD. C165 Mode: CS-Signal CPU (80C165) 2 XWR/E_Clock I© Write signal /EI_Clock for Motorola CPU 3 DIVIDER I© Setting the scaler factor for CLK2OUT2/4. low potential means divided through 4 4 XRD/R_W I© Read signal / Read_Write for Motorola CPU 5
Streszczenie treści zawartej na stronie nr. 12
PROFIBUS Interface Center SPC3 I (CPD): CMOS with pull down I (TS): TTLt Schmitt trigger Page 10 V1.3 SPC3 Hardware Description 2003/04 Copyright (C) Siemens AG 2003. All rights reserved.
Streszczenie treści zawartej na stronie nr. 13
SPC3 PROFIBUS Interface Center 4 Memory Allocation 4.1 Memory Area Distribution in the SPC3 The figure displays the division of the SPC3 1.5k internal address area. The internal latches/register are located in the first 21 addresses. The internal latches/register either come from the controller or influence the controller. Certain cells can be only read or written. The internal work cells to which the user has no access are located in RAM at the same addresses. The organizational pa
Streszczenie treści zawartej na stronie nr. 14
PROFIBUS Interface Center SPC3 The complete internal RAM of the SPC 3 is divided logically into 192 segments. Each segment consists of 8 bytes. For more informations about the contents of the 3 memory areas see previous chapter.The physical address is build by multiplikation with 8. internal SPC 3 RAM (1.5 kByte) Segment 0 Segment 1 Segment 2 8 Bit Segmentaddresses 7 0 (Pointer to the buffers + 10 0 Segment 190 Segment 191 Page 12 V1.3 SPC3 Hardware Description 2003/04 Copyrigh
Streszczenie treści zawartej na stronie nr. 15
SPC3 PROFIBUS Interface Center 4.2 Processor Parameters (Latches/Register) These cells can be either read only or written only. SPC3 carries out “address swapping” for an access to the address area 00H - 07H (word register) in the Motorola mode. That is, the SPC3 exchanges address bit 0 (generated from an even address, one uneven, and vice-versa). The following sections more clearly explain the significance of the individual registers. Address Name
Streszczenie treści zawartej na stronie nr. 16
PROFIBUS Interface Center SPC3 Address Name Bit Significance (Write Access !) Intel No. /Motorola 00H 01H Int-Req-Reg Interrupt- Controller - Register 7..0 01H 00H Int-Req_Reg 15..8 02H 03H Int-Ack-Reg 7..0 03H 02H Int-Ack-Reg 15..8 04H 05H Int—Mask-Reg 7..0 05H 04H Int—Mask-Reg 15..8 06H 07H Mode-Reg0
Streszczenie treści zawartej na stronie nr. 17
SPC3 PROFIBUS Interface Center 4.3 Organizational Parameters (RAM) The user stores the organizational parameters in RAM under the specified addresses. These parameters can be written and read. SPC3 Hardware Description V1.3 Page 15 Copyright (C) Siemens AG 2003 All rights reserved. 2003/04
Streszczenie treści zawartej na stronie nr. 18
PROFIBUS Interface Center SPC3 Address Name Bit No. Significance Intel /Motorola 16H R_TS_Adr Set up station address of the relevant SPC3 7..0 17H reserved Pointer to a RAM address which is presetted with 0FFH 18H 19H R_User_Wd_Value Based on an internal 16-bit wachdog timer, the user is 7..0 monitored in the DP_Mode. 19H 18H R_User_Wd_Value 15 ..8 1AH R_Len_Dout_Puf Length of the 3 Dout buffers 1BH R_Dout_buf_Ptr1 Segme
Streszczenie treści zawartej na stronie nr. 19
SPC3 PROFIBUS Interface Center 5 ASIC Interface The registers that determine both the hardware function of the ASIC as well as telegram processing are described in the following. 5.1 Mode Register Parameter bits that access the controller directly or which the controller directly sets are combined in two mode registers (0 and 1) in the SPC3. 5.1.1 Mode Register 0 Setting parameters for Mode Register 0 takes place in the offline state only (for example, after switching on). The SPC3
Streszczenie treści zawartej na stronie nr. 20
PROFIBUS Interface Center SPC3 Bit 0 DIS_START_CONTROL Monitoring the following start bit in UART. Set-Param Telegram overwrites this memory cell in the DP mode. (Refer to the user-specific data.) 0 = Monitoring the following start bit is enabled. 1 = Monitoring the following start bit is switched off. Bit 1 DIS_STOP_CONTROL Stop bit monitoring in UART. Set-Param telegram overwrites this memory cell in the DP mode. (Refer to the user-specific data.) 0 = Stop bit monit
