Streszczenie treści zawartej na stronie nr. 1
AcerAltos 19000
User’s Guide
Streszczenie treści zawartej na stronie nr. 2
Document EDITION PART NUMBER DATE History First Edition 49.AA985.001 August 1996 Copyright Notice Copyright © 1996 by Acer America Corporation. All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise, without the prior written permission of Acer America Corporation. Progr
Streszczenie treści zawartej na stronie nr. 3
Warranty/Limitation of Liability Any software described in this manual is licensed “as is” and Acer and its suppliers disclaim any and all warranties, express or implied, including but not limited to any warranty of non-infringement of third party rights, merchantability or fitness for a particular purpose. Acer does not warrant that the operation of the software will be uninterrupted or error free. Should the programs prove defective, the buyer (and not Acer, its distributor, or its dealer) a
Streszczenie treści zawartej na stronie nr. 4
IMPORTANT SAFETY INSTRUCTIONS 1. Read these instructions carefully. Save them for future reference. 2. Follow all warnings and instructions marked on the product. 3. Unplug this product from the wall outlet before cleaning. Do not use liquid cleaners or aerosol cleaners. Use a damp cloth for cleaning. 4. Do not use this product near water. 5. Do not place this product on an unstable cart, stand, or table. The product may fall, causing serious damage to the product. 6. Slots and openings in t
Streszczenie treści zawartej na stronie nr. 5
12. Do not attempt to service this product yourself, as opening or removing covers may expose you to dangerous voltage points or other risks. Refer all servicing to qualified service personnel. 13. Unplug this product from the wall outlet and refer servicing to qualified service personnel under the following conditions: a. When the power cord or plug is damaged or frayed b. If liquid has been spilled into the product c. If the product has been exposed to rain or water d. If the product does not
Streszczenie treści zawartej na stronie nr. 6
FCC Class A Radio Frequency Interference Statement Note: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communicatio
Streszczenie treści zawartej na stronie nr. 7
Table of Contents Chapter 1 System Introduction............................................. 1-1 1.1 Features ...................................................................................................... 1-1 1.1.1 Intel Pentium Pro Processor........................................................... 1-1 1.1.2 System Architecture ....................................................................... 1-3 1.1.3 SCSI Subsystem..........................................................
Streszczenie treści zawartej na stronie nr. 8
Chapter 3 System Housing....................................................3-1 3.1 Internal Structure .......................................................................................3-1 3.2 Removing the Housing Doors...................................................................3-4 3.3 SCSI Backplane Boards..............................................................................3-8 3.3.1 Features................................................................................
Streszczenie treści zawartej na stronie nr. 9
5.2.3 Hard Disk Drives............................................................................ 5-7 5.2.4 System Memory.............................................................................. 5-9 5.2.5 Math Coprocessor........................................................................... 5-9 5.2.6 Video Display.................................................................................. 5-9 5.2.7 Communication Settings......................................................
Streszczenie treści zawartej na stronie nr. 10
5.7 Remote Device Manager (RDM).............................................................5-28 5.8 Load Setup Default Settings....................................................................5-29 5.9 Leaving Setup...........................................................................................5-30 Chapter 6 Utilities...................................................................6-1 6.1 Acer Server Manager (ASM) Pro.............................................................
Streszczenie treści zawartej na stronie nr. 11
Appendix A System Resources ...............................................A-1 A.1 Memory Map ............................................................................................ A-1 A.2 I/O Address Map..................................................................................... A-2 A.3 Interrupt Channels ................................................................................... A-4 A.4 System Default Configuration.........................................................
Streszczenie treści zawartej na stronie nr. 12
List of Figures 1-1 Pentium Pro Processor Architecture ........................................................1-2 1-2 System Architecture...................................................................................1-3 1-3 Front Panel..................................................................................................1-7 1-4 Front Panel Features ..................................................................................1-8 1-5 RDM Button ..............................
Streszczenie treści zawartej na stronie nr. 13
4-2 Jumper and Connector Locations............................................................. 4-3 4-3 VRM Settings for CPU1 (3.3V for 200 MHz) ........................................... 4-5 4-4 VRM Settings for CPU2 (3.3V for 200 MHz) ........................................... 4-5 4-5 Clock Frequency Ratio Setting (CN15) .................................................... 4-7 4-6 Attaching the Heat Sink to the CPU ........................................................ 4-8 4-7 Installing a
Streszczenie treści zawartej na stronie nr. 14
B-2 Jumper J3 Settings..................................................................................... B-3 B-3 Jumper J4 Settings..................................................................................... B-3 B-4 P3 Setting for Jumper J4............................................................................ B-4 B-5 Single-Channel Configuration.................................................................. B-5 B-6 Dual-Channel Configuration..................................
Streszczenie treści zawartej na stronie nr. 15
List of Tables 1-1 LED Indicator Description...................................................................... 1-10 1-2 LCD Messages ......................................................................................... 1-11 3-1 Removing the Housing Doors .................................................................. 3-4 4-1 Jumper Settings.......................................................................................... 4-4 4-2 Voltage Identification Codes .................
Streszczenie treści zawartej na stronie nr. 16
Conventions The following conventions are used in this manual: a, e, s, etc. Represents the actual keys that you have to press on the keyboard. NOTE Gives bits and pieces of additional information related to the current topic. WARNING Alerts you to any damage that might result from doing or not doing specific actions. CAUTION Suggests precautionary measures to avoid potential hardware or software problems. IMPORTANT Reminds you to take specific action relevant to the accomplishment of the proc
Streszczenie treści zawartej na stronie nr. 17
Chapter 1 System Introduction 1.1 Features The AcerAltos 19000 is a powerful 64-bit dual-processor capable system loaded with a host of new and innovative features. The system offers a new standard for flexible productivity ideal for local area networks and multiuser server environments. 1.1.1 Intel Pentium Pro Processor The Intel Pentium Pro processor is the heart of the AcerAltos 19000 system. Designed to work with the Intel 450 PCIset composed of a PCI bridge and memory contro
Streszczenie treści zawartej na stronie nr. 18
Advanced Peripheral Interrupt Controller (APIC) The APIC unit inside the CPU, along with an I/O APIC unit, facilitates multiprocessor interrupt management. The APIC works with multiple I/O subsystems where each subsystem has its own interrupts which help minimize centralized system overhead. Bus Controller The bus controller integrated in the Pentium Pro processor controls the system bus, allowing it to efficiently perform its functions. It ensures the bus serves as a reliable interconnect
Streszczenie treści zawartej na stronie nr. 19
1.1.2 System Architecture The system bus, PCI buses, EISA bus, PCI bridge (PB), memory controller (MC), PCI/EISA Bridge (PCEB), and EISA system controller (ESC) comprise the basic system architecture. Pentium Pro CPU 1 Pentium Pro CPU 2 256 Cache 256 Cache 64-bit Pentium Pro MP Bus PCI Bridge PCI Bridge DC/DP/MIC (PB) (PB) 3 2 1 0 PCI Bus 1 132MB/s PCI Bus 2 132MB/s 1 1 1 1 1 2 3 4 5 6 PCI/EISA Bridge 2 2 2 2 (PCEB/ESC) APIC Bus PCI Slots 1
Streszczenie treści zawartej na stronie nr. 20
System Bus The system bus is the CPU’s major connection to all the system devices, primarily the PCI and EISA bridges, and the memory controller. It can handle as many as eight outstanding transactions at a time through a transaction pipelining feature, in which consecutive tasks from the CPU are queued in and transported to the designated devices on a first-in first-out basis. Pipelining allows for transaction overlapping in different phases, as the CPU does not have to wait for each to com
