Streszczenie treści zawartej na stronie nr. 1
Panasonic Services Company
National Training
TH-42PHD5/TH-50PHD5
TH-42PHW5/TH50PHW5
GPH5D Chassis
Plasma Display Panel
Troubleshooting Guide
Warning
This service information is designed for experienced repair technicians only and is not designed for use by the general public. It does
not contain warnings or cautions to advise non-technical individuals of potential dangers in attempting to service a product. Products
powered by electricity should be serviced or repaired
Streszczenie treści zawartej na stronie nr. 2
Objective...............................................................................................................5 2002 Model Line Up..............................................................................................6 Specifications.....................................................................................................7 Features.............................................................................................................8 New Asymmetrical Cell
Streszczenie treści zawartej na stronie nr. 3
Service Hints....................................................................................................46 After Image Prevention .......................................................................................53 Screen Saver Feature...................................................................................53 Side Bar Brightness adjustment....................................................................54 Option Setting .............................................
Streszczenie treści zawartej na stronie nr. 4
Objective The information provided in this document is designed to assist the technician in determining the defective printed circuit board. The troubleshooting flow charts, signal path charts and connector information should provide enough detail that the technician can accurately determine which one of the printed circuit boards is required to repair the product. Alignment and adjustment procedures are also included in this document. The Block diagrams and the schematic drawings referen
Streszczenie treści zawartej na stronie nr. 5
2002 Model Line Up HD Plasma Display HD Panel Digital Cinema Reality Advanced 3-dimensional Progressive Scan 1366 x 768 XGA Resolution TH-50PHW5 (UXGA Compatible) TH-42PHW5 50-inch (127 cm) 42-inch (106cm) Wide Plasma Display Plasma Contrast Automatic Tracking System (C.A.T.S.) 3-Dimensional Progressive Scan VGA Resolution (UXGA Compatible) TH-37PW5 37-inch (94cm) TH-42PW5 42-inch (106 cm) 6
Streszczenie treści zawartej na stronie nr. 6
Specifications Our New 50” & 42” HD Progressive Panels The industry’s highest-resolution panels Panasonic Company PI Company F/H Interlace Scanning Method Progressive Progressive 50- 1,366 x 768= 1,280 x 768= N/A inch 1.05 million pixels 0.98 million pixels Pixel 0.810 (H) x 0.810 (V) 0.858 (H) x 0.808 (V) pitch = 0.656 = 0.693 42/43- (42” Screen size) (43” Screen size) 1,024 x 5120.52 inch 1,024 x 768= 1,024 x 768= million pixels 0.79 million pixels 0.79 million pixels
Streszczenie treści zawartej na stronie nr. 7
Features Pixel explanation SD (Standard Definition) Panel 852 pixels 480 pixels 410,000 Pixels Provides the optimum number of pixels for viewing standard broadcasts and DVD. HD (High-Definition) panel 1,024 pixels 768 pixels 790,000 pixels Reproduces even the tiniest details of high-definition sources and other high-quality images. Figure 1 8
Streszczenie treści zawartej na stronie nr. 8
Scan Explanation Panasonic progressive scan ALIS system Interlace scan Figure 2 The 1-field (1/60 sec) display pixels on the Panasonic 42" and 37" SD models and on the ALIS system models are VGA level. (Panasonic HD models are XGA level, for higher resolution.) A.L.I.S. (Alternate Lighting of Surfaces) method is one of the new panel driving systems of plasma display developed by Fujitsu Limited. ALIS method is a system developed from the 3 electrode discharging system. The ALIS m
Streszczenie treści zawartej na stronie nr. 9
S Siin ng glle e S Sc ca an n ( (S SD D) ) D Du ua all S Sc ca an n ( (H HD D) ) Figure 4 •Simple and low cost circuit •High performance •Higher brightness Figure 5 10
Streszczenie treści zawartej na stronie nr. 10
Disassembly Rear Cover Removal Remove the 27 screws, shown in Figure 6, and then pull away the rear cover. Figure 6 Removal of the shield Remove the six screws, shown in Figure 7, and then pull away the rear shield cover. Figure 8 Figure 7 11
Streszczenie treści zawartej na stronie nr. 11
Location of Lead Wiring High frequency electromagnetic signals can create electrical interference within the unit. Be sure to route all wires through their respective harnesses reference. The chart below is an illustration representing the connectors and the wire Clamper Locations harnesses associated Figure 9 with them. Harness Number Connector Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 Z6 è P6 Z10 è D10 Z17è D17
Streszczenie treści zawartej na stronie nr. 12
42” HD PCB Board Layout Diagram Figure 10 Printed Circuit Board Information Table Board Name Part Number Function C1 TNPA2428 Data Drive (Upper Left) C2 TNPA2429 Data Drive (Upper Right) C3 TNPA2430 Data Drive (Lower Right) C4 TNPA2431 Data Drive (Lower Left) D1 TZTNP01LLSB Format Converter D2 TNPA2427 Plasma AI Sub-Field Processor F TNPA2444 Line filter H3 TNPA2249 Speaker terminal HX TZTNP01LLSU PC type Input terminal HZ TXNHZ40JJS RCA type I
Streszczenie treści zawartej na stronie nr. 13
50” PCB Board Layout Diagram Figure 11 Board Name Part Number Function C1 TNPA2510 Data Drive (Upper Left) C2 TNPA2511 Data Drive (Upper Center) C3 TNPA2512 Data Drive (Upper Right) C4 TNPA2513 Data Drive (Lower Right) C5 TNPA2514AB Data Drive (Lower Center) C6 TNPA2515 Data Drive (Lower Left) C9 TNPA2608 Energy Recovery Circuit D1 TZTNP01MHSB Format Converter D2 TNPA2427AB Plasma AI Sub-Field Processor F TXN/F10MHS Line filter H3 TNPA2249 Speaker
Streszczenie treści zawartej na stronie nr. 14
42” SD PCB Layout Diagram Figure 12 Board Name Part Number Function C1 TNPA2540 Data Drive (Lower Right) C2 TNPA2541 Data Drive (Lower Left) D1 TZTNP01MMSB Format Converter D2 TNPA2589 Plasma AI Sub-Field Processor F TXN/F10MMS Line filter H3 TNPA2249 Speaker terminal HX TZTNP020JAS PC type Input terminal HZ TXNHZ40JJS RCA type Input terminal P TNPA2598 Power supply S1 TNPA2622 Power switch SC TNPA2534 Scan out SD TNPA2584 Scan Connection (Lower) SS TNPA2
Streszczenie treści zawartej na stronie nr. 15
Video Signal Path Explanation HY/HZ Board Figure 13 The "HY/ HZ" board is equipped with one Component input, one Composite input and one S-Video input. The Composite and S-Video inputs are applied to a switching circuit, which is controlled by the system control IC, located on the D1- Board. The switch select command is sent via the SCL3 and SDA3 lines. After signal selection the composite or S-Video signals are amplified, buffered, and applied to a 3D comb filter inside IC3803
Streszczenie treści zawartej na stronie nr. 16
HX Board Figure 14 PC RGB Signals are input to the HX Board. The RGB signals as well as the vertical and horizontal sync signals are amplified by a series of transistor amplifiers. The RS232C communications bus line is also connected on this board. The RS-232C connection is provided so that operation changes can be made via PC. An example of an application of this port would be remote turn on of the unit for a kiosk or similar display. The outputs of the HX board are applied to
Streszczenie treści zawartej na stronie nr. 17
D1 Board Figure 15 After the input signals are amplified by the HY/HZ and HX boards the desired signal is selected. The microprocessor sends the command via the IIC bus to the input select switch (IC3001). The video switch selects from one of the three inputs. The component video signal output from the video switch is amplified and converted to digital. An optional Digital Visual Interface (DVI) input bypasses the A/D process as DVI information is already in the digital format. Co
Streszczenie treści zawartej na stronie nr. 18
DVI Interface Figure 16 An optional Digital Visual Interface (DVI) module connection is provided on this generation Plasma Display Panels. The DVI interface allows direct digital transfer from a display device to the panel. A VGA or component video signal requires a conversion from the digital to analog and then conversion back to digital prior to input to the Format converter see Figure 17 Figure 17. The double conversion can introduce distortion to the signal.
Streszczenie treści zawartej na stronie nr. 19
Figure 18 shows an example of the DVI interface. It permits direct connection of the digital video signal to the Format converter. This bypasses the D/A and A/D process Figure 18 providing the better quality picture. Installation of the DVI interface requires removal of the HY/HZ Board and replacing it with an optional DVI interface board. 20
Streszczenie treści zawartej na stronie nr. 20
Sync Process Figure 19 The vertical and horizontal sync signal paths are slightly different depending on the Source signal. RGB/PC Input Mode Sync The vertical and horizontal sync signals generated by the input device are applied to connector D3 or D2 to a Sync switch (IC3002). IC3002 outputs the vertical and horizontal sync signals. The signals are inverted by IC8002 and then applied to a sync processor (IC9451). IC9451 mixes the image sync signal with the OSD sync signal prior t
