Instrukcja obsługi Xilinx CAST CZ80CPU

Streszczenie treści zawartej na stronie nr. 1


Programming features contain
208 bits of read/write memory
that are accessible to the pro-
grammer.

The internal registers include an
CZ80CPU
accumulator and six 8-bit regis-
ters that can be paired as three
8-Bit Microprocessor
16-bit registers.

Core In addition to general registers,
a 16-bit stack-pointer, 16-bit
program-counter, and two 16-bit
index registers are provided.
The CZ80CPU implements a fast, fully-functional, single-chip, 8-bit microprocessor with

C

Streszczenie treści zawartej na stronie nr. 2

Functional Description Implementation Results The CZ80CPU core is partitioned into modules as shown in The CZ80CPU is a technology independent design that can the Block Diagram and described below. be implemented in a variety of process technologies. The following are typical Xilinx results with Fmax optimized for Cycle Control speed. The main control machine, which synchronizes all the others. Family Fmax Slices IOB GCLK BRAM MULT DCM/ MGT PPC Design It has an instruction register