Summary of the content on the page No. 1
AI5VG
Pentium VP3 Baby AT Motherboard
User’s Manual
Version 2.0
Summary of the content on the page No. 2
Summary of the content on the page No. 3
Contents Contents Chapter 1 Introduction.................................................... 1 Chapter 2 Specifications .................................................. 2 Chapter 3 Hardware Description ................................... 4 3.1 Processor and CPU Voltage ..............................................6 3.2 L2 Cache Memory.............................................................6 3.3 Main Memory....................................................................
Summary of the content on the page No. 4
Contents Chapter 6 BIOS Configuration..................................... 29 6.1 BIOS Introduction ...........................................................32 6.2 BIOS Setup ......................................................................32 6.3 Standard CMOS Setup.....................................................34 6.4 BIOS Features Setup .......................................................37 6.5 Chipset Features Setup ................................................
Summary of the content on the page No. 5
Chapter 1 Introduction Chapter 1 Introduction This manual is designed to give you information on the AI5VG Motherboard. It is divided into the following six sections: • • • • Introduction • • Specifications • • • • • • Hardware Description • • • • Hardware Settings • • • • Installation • • • • BIOS Configuration Checklist Please check that your package is complete and contains the items below. If you discover damaged or missing items, please contact your dealer.
Summary of the content on the page No. 6
Chapter 2 Specifications Chapter 2 Specifications Based on VIA’s VP3AT chipset, the AI5VG is a Baby AT Pentium motherboard that supports all the features to make a Microsoft PC’97 compliant PCI/ISA system. This high performance model comes with an Accelerated Graphics Port (AGP) slot, power management functionality that is compliant with ACPI (Advanced Configuration and Power Interface) and legacy APM requirements. In addition to standard PIO and DMA mode operation, the AI5VG featu
Summary of the content on the page No. 7
Chapter 2 Specifications Onboard Bus Mastering EIDE Two EIDE interfaces for up to four devices, support PIO Mode 3/4 or Ultra DMA/33 IDE Hard Disk and ATAPI CD-ROM. BIOS Licensed BIOS with additional features: • FLASH EEPROM (128KB) for BIOS update • ISA Plug and Play (PnP) extension • Power management CPU Temperature Sensor The AD22105 IC on the motherboard is a temperature sensor for the CPU. When the CPU temperature exceeds threshold value, the CPU slows down automatic
Summary of the content on the page No. 8
Chapter 3 Hardware Description Chapter 3 Hardware Description This chapter briefly describes each of the major features of the AI5VG motherboard. The layout of the board is shown in Figure 1 which shows the locations of the key components. The topics covered in this chapter are as follows: 3.1 Processor and CPU Voltage.......................................................6 3.2 L2 Cache Memory .....................................................................6 3.3 Main Memory
Summary of the content on the page No. 9
Chapter 3 Hardware Description Figure 1: Layout of the AI5VG Motherboard AI5VG Pentium VP3 Baby AT Motherboard User’s Manual 5
Summary of the content on the page No. 10
Chapter 3 Hardware Description 3.1 Processor and CPU Voltage The AI5VG is designed to take a Pentium Processor with a bus speed of 60 and 66 MHz. The internal clock of the CPU can be multiples of 1.5, 2, 2.5, 3, 3.5, 4 and 4.5 of the bus clock, the CPU frequency can be 90 to 300MHz. The onboard CPU voltage regulator provides support for CPUs Vcore which require voltage other than 3.3V such as 2.8V, and/or power consumption higher than 10 watts. 3.2 L2 Cache Memory The AI5V
Summary of the content on the page No. 11
Chapter 3 Hardware Description (1) 72-pin SIMM (5V) EDO DRAM Bank0 Bank1 Total Memory (SIMM1, SIMM2) (SIMM3, SIMM4) ----- 8MB 4MB×2 ----- 16MB 8MB×2 ----- 32MB 16MB×2 32MB×2 ----- 64MB 64MB×2 ----- 128MB 4MB×2 4MB×2 16MB 8MB×2 4MB×2 24MB 16MB×2 4MB×2 40MB 72MB 32MB×2 4MB×2 136MB 64MB×2 4MB×2 32MB 8MB×2 8MB×2 48MB 16MB×2 8MB×2 80MB 32MB×2 8MB×2 144MB 64MB×2 8MB×2 64MB 16MB×2 16MB×2 32MB×2 16MB×2 96MB 64MB×2 16MB×2 160MB 32MB×2 32MB×2 128MB 64MB×2 32MB×2 192MB
Summary of the content on the page No. 12
Chapter 3 Hardware Description (2) 168-pin DIMM (3.3V) SDRAM or EDO DRAM Bank0 (DIMM2) Bank1 (DIMM1) Total Memory 8MB ----- 8MB 16MB ----- 16MB 32MB ----- 32MB 64MB ----- 64MB 128MB ----- 128MB 8MB 8MB 16MB 16MB 8MB 24MB 32MB 8MB 40MB 64MB 8MB 72MB 128MB 8MB 136MB 16MB 16MB 32MB 32MB 16MB 48MB 64MB 16MB 80MB 128MB 16MB 144MB 32MB 32MB 64MB 64MB 32MB 96MB 128MB 32MB 160MB 64MB 64MB 128MB 128MB 64MB 192MB 128MB 128MB 256MB 3.4 BIOS The BIOS on the AI5VG motherboard
Summary of the content on the page No. 13
Chapter 3 Hardware Description 3. Power Management The power management feature provides power savings by slowing down the CPU clock, turning off the monitor screen and stopping the HDD spindle motor. 3.5 Onboard PCI EIDE The PCI EIDE controller is part of the VP3AT chipset. It supports PIO mode 3/4 and bus mastering . The peak transfer rate of PIO mode 3/4 can be as high as 17MB/sec. Using HDDs that support bus mastering, the peak transfer rate can reach 22MB/sec. There are t
Summary of the content on the page No. 14
Chapter 3 Hardware Description 3.8 I/O Port Address Map Each peripheral device in the system is assigned a set of I/O port addresses which also becomes the identity of the device. There are a total of 1K port address space available. The following table lists the I/O port addresses used on the motherboard. Address Device Description 000h - 01Fh DMA Controller #1 020h - 03Fh Interrupt Controller #1 040h - 05Fh Timer 060h - 06Fh Keyboard Controller 070h - 07Fh Real Time Clock,
Summary of the content on the page No. 15
Chapter 3 Hardware Description 3.10 Interrupt Request Lines (IRQ) There are a total of 15 IRQ lines available on the motherboard. Peripheral devices use interrupt request lines to notify the CPU for the service required. The following table shows the IRQ used by the devices on the motherboard. Level Function IRQ0 System Timer Output IRQ1 Keyboard IRQ2 Interrupt Cascade IRQ3 Serial Port #2 IRQ4 Serial Port #1 IRQ5 Parallel Port #2 IRQ6 Floppy Disk Controller IRQ7 Parallel Port
Summary of the content on the page No. 16
Chapter 4 Hardware Settings Chapter 4 Hardware Settings The following sections describe the necessary procedures and proper jumper settings to configure the AI5VG motherboard. 4.1 SW1(1-8): CPU Frequency Selector .........................................14 4.2 SW2(1-4): CPU Voltage Selector .............................................16 4.3 JP5: Clear CMOS Selection ......................................................18 For the locations of the jumpers, refer to Figure 2 on
Summary of the content on the page No. 17
Chapter 4 Hardware Settings Figure 2: Jumper Locations of the AI5VG AI5VG Pentium VP3 Baby AT Motherboard User’s Manual 13
Summary of the content on the page No. 18
Chapter 4 Hardware Settings 4.1 SW1(1-8): CPU Frequency Selector For Intel Pentium CPU SW1 Bus Clock Mutiplier CPU FREQ. 60MHz 1.5x P54C-90 on off off off off off off off 66MHz 1.5x P54C-100 off off off off off off off off 60MHz 2x P54C-120 on off off off on off off off 66MHz 2x P54C-133 off off off off on off off off 60MHz 2.5x P54C-150 on off off off on on off off P54C/P55C-16 66MHz 2.5x 6 off off off off on on off off P54C/P55C-20 66MHz 3x 0
Summary of the content on the page No. 19
Chapter 4 Hardware Settings For Cyrix 6x86, 6x86L CPU SW1 Bus Clock Mutiplier CPU FREQ. P150+ 60MHz 2x (120MHz) on off off off on off off off P166+ 66MHz 2x (133MHz) off off off off on off off off For Cyrix 6x86MX CPU SW1 Bus Clock Mutiplier CPU FREQ. PR200 66MHz 2.5x (166MHz) off off off off on on off off PR233 66MHz 3x (200MHz) off off off off off on off PR266 66MHz 3.5x (233MHz) off off off off off off off For AMD K5, K6 CPU SW1 Bu
Summary of the content on the page No. 20
Chapter 4 Hardware Settings SW1 Bus Clock Mutiplier CPU FREQ. PR166 / 66MHz 2.5x K6-166 off off off off on on off off 66MHz 3x K6-200 off off off off off on off off 66MHz 3.5x K6-233 off off off off off off off off 4.2 SW2(1-4): CPU Voltage Selector For Single Voltage CPU: Intel P54C, Cyrix 6x86, AMD K5, C6 SW2 V V IO CORE 3.5V 3.5V on on on on For Dual Voltage CPU: Intel P55C, Cyrix 6x86L/MX, AMD K6 SW2 V V CPU IO CORE 3.3V 3.5V on on
