Summary of the content on the page No. 1
®
SUPER
SUPER P4SCT
SUPER P4SCT+
SUPER P4SCT+II
USER’S MANUAL
Revision 1.0c
Summary of the content on the page No. 2
The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note: For the most up-to-date version of this manual, please see our web site at www.supermicro.com. SUPERMICRO COMPUTER reserves the right to make changes t
Summary of the content on the page No. 3
Preface Preface About This Manual This manual is written for system integrators, PC technicians and knowledgeable PC users. It provides information for the installation and use of the SUPER P4SCT/P4SCT+/P4SCT+II motherboard. The P4SCT/P4SCT+/ ® P4SCT+II supports single Intel Pentium 4 processors or Celeron proces- sors up to 3.40 GHz (with Hyper Threading) at a system bus speed of 800/ 533/400 MHz.(*see the note below). Pentium 4/Celeron processors are housed in a 478-pin micro PGA (Plastic G
Summary of the content on the page No. 4
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual Table of Contents Preface About This Manual ...................................................................................................... iii Manual Organization ................................................................................................... iii Chapter 1: Introduction 1-1 Overview ......................................................................................................... 1-1 Checklist .....................
Summary of the content on the page No. 5
Table of Contents Serial Ports ............................................................................................. 2-12 Fan Headers ........................................................................................... 2-12 Chassis Intrusion ................................................................................... 2-13 Wake-On-LAN ......................................................................................... 2-13 Ethernet Ports: GLAN1 and GLAN1 ...............
Summary of the content on the page No. 6
Table of Contents Chapter 4: BIOS 4-1 Introduction ....................................................................................................... 4-1 4-2 Running Setup .................................................................................................. 4-2 4-3 Main BIOS Setup .............................................................................................. 4-2 4-4 Advanced BIOS Setup .............................................................................
Summary of the content on the page No. 7
Chapter 1: Introduction Chapter 1 Introduction 1-1 Overview Checklist Congratulations on purchasing your computer motherboard from an ac- knowledged leader in the industry. Supermicro boards are designed with the utmost attention to detail to provide you with the highest standards in quality and performance. Please check that the following items have all been included with your motherboard. If anything listed here is damaged or missing, contact your retailer. All Included with Retail Box Only
Summary of the content on the page No. 8
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual Contacting Supermicro Headquarters Address: SuperMicro Computer, Inc. 980 Rock Ave. San Jose, CA 95131 U.S.A. Tel: +1 (408) 503-8000 Fax: +1 (408) 503-8008 Email: marketing@supermicro.com (General Information) support@supermicro.com (Technical Support) Web Site: www.supermicro.com Europe Address: SuperMicro Computer B.V. Het Sterrenbeeld 28, 5215 ML 's-Hertogenbosch, The Netherlands Tel: +31 (0) 73-6400390 Fax: +31 (0) 73-6416525 Email: sales@supermicro
Summary of the content on the page No. 9
Chapter 1: Introduction SUPER P4SCT Figure 1-1. SUPER P4SCT Image (1. *Please see Notes on the next page for the differences between the P4SCT, the P4SCT+ and the P4SCT+II. 2. *All graphics and pictures shown in this manual were based upon the latest PCB revision available at the time of publishing of this manual. The motherboard you've received may or may not look exactly the same as the graphics shown in this manual.) 1-3
Summary of the content on the page No. 10
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual Figure 1-4. SUPER P4SCT/P4SCT+/P4SCT+II Motherboard Layout J17 J11 JPWAKE J20 24-pin ATX PWRConn J21 PWR LED COM2 JP20 +12V PWR JPUSB J10 PWR Froce On JP8 USB 1/2 WOR Watch Dog J13 CPU 82547 LAN CTLR J9 478 PGA COM 1 MCH (North Bridge) VGA JG1 J8 OH FAN/CH Fan5 GLAN 1 J23/J24 DIMM 0A (Blue) BANK0 GLAN 2 DIMM 0B (Black) J25/J26 DIMM 1A (Blue) BANK1 DIMM 1B (Black) Intel's SATA1 J3 AGP Pro (**P4SCT/P4SCT+II) J39 J4 Intel's SATA2 GLAN CTLR 6300ESB
Summary of the content on the page No. 11
Chapter 1: Introduction P4SCT/P4SCT+/P4SCT+II Quick Reference Jumpers Description Default Setting J18 Speaker Pins 3-4 (In.Buzzer) J33 VGA Enable/Disable Pins 1-2 (Enabled) J36 Keylock Header Open(Disabled) JBT1 CMOS Clear See Section 2-7 JP1,JP2 CPU Clock Speed Pins 1-2 (Auto) JP8 Watch Dog Reset Pins 1-2 (WD Reset) JP20 Power Force On Open (Disabled) JPL2 (P4SCT+/SCT+II) GLAN2 Pins 1-2 (Enabled) JPS1 (P4SCT+/SCT+II) Marvell's SATA Enable Pins 1-2 (Enabled) JPUSB USB1/2 Wake Up Pins 1-2 (VCC5)
Summary of the content on the page No. 12
LPC BUS SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual Processor 0 4DIMMs DDR266,DDR333,DDR400 AGP BUS 4x/8xAGP DIMM (P4SCT/SCT+II) DDR BUS E875P & E7210 R DIMM 1x GbE Intel MCH CSA (66MHz) Marvellx4 (P4SCT+/SCT+II) USB 2.0 Hub A PCI-X (4)Ports USB 64-bit R (X3) Intel PCI BUS SATA (2) SATA Hance GLAN (P4SCT+/ Ports P4SCT+II) Rapids UDMA PCI ATA/100 32-bit 100 (X2) (2) Ports PCI BUS FWH LPC I/O KB/Mouse Serial Port Printer FDD H/W Monitor Figure 1-6. P4SCT/P4SCT+/P4SCT+II System Block Diagram: (with
Summary of the content on the page No. 13
Chapter 1: Introduction Motherboard Features CPU Latest CPU technology! ® � Single Pentium 4 478-pin PGA processors or Intel Celeron processors up to up to 3.40 GHz (at a 800/533/400 MHz FSB) w/HyperThreading. � Intel Pentium 4/Celeron processors (*use 0.09 or 0.13 Micron Manufac- turing Technology CPUs) Note: Refer to the motherboard specifications pages on our web site (http:// www.supermicro.com/Product_page/product-m.htm) for updates on supported processors. Memory Latest memory technology
Summary of the content on the page No. 14
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual ACPI Features � Microsoft OnNow � Slow blinking LED for suspend state indicator � BIOS support for USB keyboard � Main switch override mechanism � Internal/external modem ring-on Onboard I/O � 2 ATA100/66 EIDE Channels for a total of 4 IDE devices backward compatible � Intel 6300ESB (Hance Rapids) SATA Controller with support of 2 On- chip SATA ports � Marvell 88SX5040 SATA Controller with support of 4 SATA ports (*P4SCT+/P4SCT+II only) � 1 floppy port i
Summary of the content on the page No. 15
Chapter 1: Introduction 1-2 Chipset Overview: Intel's Canterwood(875P) and Canterwood ES (E7210) Intel’s Canterwood Chipset (875P) and Canterwood ES (E7210) contains the following main components: Canterwood Memory Controller Hub (MCH) and the I/O Controller Hub (6300ESB-Hance Rapids ICH). These two compo- nents are interconnected via Hub Interface. Memory Controller Hub (MCH) The Canterwood Memory Controller Hub (MCH) is designed to support Intel PGA 478-pin Processors. The function of the Ca
Summary of the content on the page No. 16
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual Marvell's 88SX5041 Host Controller (*For the P4SCT+/P4SCT+II only) The Marvell 88SX5080 device is a PCI/PCI-X to Serial ATA (SATA) host controller with expansion ROM interface. Based upon the SATA interface specification, the 88SX5080 device provides solutions for designs based on chipsets that do not integrate a SATA host controller. With the expansion ROM interface, the 88SX5080device enables the 88SX5080 add-in cards to boot from the host controlle
Summary of the content on the page No. 17
Chapter 1: Introduction 1-3 PC Health Monitoring This section describes the PC health monitoring features of the SUPER P4SCT/P4SCT+/P4SCT+II. The motherboard has an onboard System Hard- ware Monitor chip that supports PC health monitoring. Eight Onboard Voltage Monitors for the CPU Core, +3.3V, +3.3V standby, + + + + +5V, +5V standby, Vbat and ± ± ± ± ±12V The onboard voltage monitor will scan these voltages continuously. Once a voltage becomes unstable, it will give a warning or send an error
Summary of the content on the page No. 18
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual 1-4 Power Configuration Settings This section describes features of your motherboard that deal with power and power settings. Microsoft OnNow The OnNow design initiative is a comprehensive, system-wide approach to system and device power control. OnNow is a term for a PC that is always on but appears to be off and responds immediately to user or other re- quests. Slow Blinking LED for Suspend-State Indicator When the CPU goes into a suspend state, the c
Summary of the content on the page No. 19
Chapter 1: Introduction Wake-On-LAN (WOR) Header Wake-On-LAN is defined as the ability of a management application to remotely power up a computer that is powered off. Remote PC setup, updates and asset tracking can occur after hours and on weekends so that daily LAN traffic is kept to a minimum and users are not interrupted. The motherboards have a 3-pin header (WOL) to connect to the 3-pin header on a Network Interface Card (NIC) that has WOL capability. Note that Wake- On-Lan can only be
Summary of the content on the page No. 20
SUPER P4SCT/P4SCT+/P4SCT+II User’s Manual 1-6 Super I/O The disk drive adapter functions of the Super I/O chip include a floppy disk drive controller that is compatible with industry standard 82077/765, a data separator, write pre-compensation circuitry, decode logic, data rate selec- tion, a clock generator, drive interface control logic and interrupt and DMA logic. The wide range of functions integrated onto the Super I/O greatly reduces the number of components required for interfacing with
