ページ1に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18
CY7C1318JV18, CY7C1320JV18
18-Mbit DDR-II SRAM 2-Word
Burst Architecture
Features Functional Description
■ 18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36) The CY7C1316JV18, CY7C1916JV18, CY7C1318JV18, and
CY7C1320JV18 are 1.8V Synchronous Pipelined SRAMs
■ 300 MHz clock for high bandwidth
equipped with DDR-II architecture. The DDR-II consists of an
SRAM core with advanced synchronous peripheral circuitry and
■ 2-word burst for reducing address bus frequency
a one
ページ2に含まれる内容の要旨
1M x 8 Array 1M x 9 Array 1M x 8 Array 1M x 9 Array CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Logic Block Diagram (CY7C1316JV18) Write Write 20 A Reg Reg (19:0) Address Register 8 LD K Output CLK R/W K Logic Gen. Control C DOFF Read Data Reg. C CQ 16 V 8 REF 8 CQ Reg. Reg. Control R/W Logic 8 8 NWS DQ [1:0] Reg. 8 [7:0] Logic Block Diagram (CY7C1916JV18) Write Write 20 A Reg Reg (19:0) Address Register 9 LD K Output CLK R/W K Logic Gen. Control C DOFF Read Data Reg. C CQ 18 V 9 REF 9
ページ3に含まれる内容の要旨
512K x 18 Array 256K x 36 Array 512K x 18 Array 256K x 36 Array CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Logic Block Diagram (CY7C1318JV18) Burst A0 Logic Write Write 20 19 A Reg Reg (19:0) A Address (19:1) Register 18 LD K Output CLK R/W K Logic Gen. Control C DOFF Read Data Reg. C CQ 36 V 18 REF 18 CQ Reg. Reg. Control R/W Logic 18 18 BWS DQ [1:0] Reg. 18 [17:0] Logic Block Diagram (CY7C1320JV18) Burst A0 Logic Write Write 19 18 A Reg Reg (18:0) A Address (18:1) Register 36 LD K O
ページ4に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Pin Configuration [1] The pin configuration for CY7C1316JV18, CY7C1318JV18, and CY7C1320JV18 follow. 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C1316JV18 (2M x 8) 123456789 10 11 A CQ NC/72M A R/W NWS K NC/144M LD A NC/36M CQ 1 B NC NC NC A NC/288M K NWS ANC NC DQ3 0 C NC NC NC V AAA V NC NC NC SS SS D NC NC NC V V V V V NC NC NC SS SS SS SS SS E NC NC DQ4 V V V V V NC NC DQ2 DDQ SS SS SS DDQ F NC NC NC V V V V V NC NC NC DDQ DD SS DD DDQ G
ページ5に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Pin Configuration [1] The pin configuration for CY7C1316JV18, CY7C1318JV18, and CY7C1320JV18 follow. (continued) 165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C1318JV18 (1M x 18) 123456789 10 11 A CQ NC/72M A R/W BWS K NC/144M LD A NC/36M CQ 1 B NC DQ9 NC A NC/288M K BWS ANC NC DQ8 0 C NC NC NC V AA0A V NC DQ7 NC SS SS D NC NC DQ10 V V V V V NC NC NC SS SS SS SS SS E NC NC DQ11 V V V V V NC NC DQ6 DDQ SS SS SS DDQ F NC DQ12 NC V V V V V NC NC
ページ6に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Pin Definitions Pin Name IO Pin Description DQ Input Output- Data Input Output Signals. Sampled on the rising edge of K and K clocks during valid write operations. [x:0] Synchronous These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the C and C clocks during read operations or K and K when in single clock mode. When read access is deselected, Q are automatically tri-stated.
ページ7に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Pin Definitions (continued) Pin Name IO Pin Description CQ Output Clock CQ is Referenced with Respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR-II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 22. CQ Output Clock CQ is Referenced with Respect to C. This is a free running clock and is synchr
ページ8に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 mation presented to D is also stored into the write data Functional Overview [17:0] register, provided BWS are both asserted active. The 36 bits [1:0] of data are then written into the memory array at the specified The CY7C1316JV18, CY7C1916JV18, CY7C1318JV18, and location. Write accesses can be initiated on every rising edge of CY7C1320JV18 are synchronous pipelined Burst SRAMs the positive input clock (K). This pipelines the data flow such
ページ9に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 driver impedance. The value of RQ must be 5x the value of the DLL intended line impedance driven by the SRAM. The allowable These chips use a Delay Lock Loop (DLL) that is designed to range of RQ to guarantee impedance matching with a tolerance function between 120 MHz and the specified maximum clock of ±15% is between 175Ω and 350Ω, with V =1.5V. The DDQ frequency. During power up, when the DOFF is tied HIGH, the output impedance is adjusted
ページ10に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Truth Table [2, 3, 4, 5, 6, 7] The truth table for the CY7C1316JV18, CY7C1916JV18, CY7C1318JV18, and CY7C1320JV18 follows. Operation K LD R/W DQ DQ Write Cycle: L-H L L D(A1) at K(t + 1) ↑ D(A2) at K(t + 1) ↑ Load address; wait one cycle; input write data on consecutive K and K rising edges. Read Cycle: L-H L H Q(A1) at C(t + 1)↑ Q(A2) at C(t + 2) ↑ Load address; wait one and a half cycle; read data on consecutive C and C rising edges. NOP
ページ11に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Write Cycle Descriptions [2, 8] The write cycle description table for CY7C1916JV18 follows. BWS K K Comments 0 L L–H – During the Data portion of a write sequence, the single byte (D ) is written into the device. [8:0] ) is written into the device. L – L–H During the Data portion of a write sequence, the single byte (D [8:0] H L–H – No data is written into the device during this portion of a write operation. H – L–H No data is written into t
ページ12に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Instruction Register IEEE 1149.1 Serial Boundary Scan (JTAG) Three-bit instructions can be serially loaded into the instruction These SRAMs incorporate a serial boundary scan Test Access register. This register is loaded when it is placed between the TDI Port (TAP) in the FBGA package. This part is fully compliant with and TDO pins, as shown in TAP Controller Block Diagram on IEEE Standard #1149.1-2001. The TAP operates using JEDEC page 15. U
ページ13に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 IDCODE PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection The IDCODE instruction loads a vendor-specific, 32-bit code into of another boundary scan test operation. the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the The shifting of data for the SAMPLE and PRELOAD phases can device when the TA
ページ14に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 TAP Controller State Diagram [9] The state diagram for the TAP controller follows. TEST-LOGIC 1 RESET 0 1 1 1 TEST-LOGIC/ SELECT SELECT 0 IDLE DR-SCAN IR-SCAN 0 0 1 1 CAPTURE-DR CAPTURE-IR 0 0 0 0 SHIFT-DR SHIFT-IR 1 1 1 1 EXIT1-DR EXIT1-IR 0 0 0 0 PAUSE-DR PAUSE-IR 1 1 0 0 EXIT2-DR EXIT2-IR 1 1 UPDATE-IR UPDATE-DR 1 1 0 0 Note 9. The 0/1 next to each state represents the value at TMS at the rising edge of TCK. Document Number: 001-15271 Rev
ページ15に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 TAP Controller Block Diagram 0 Bypass Register 2 1 0 Selection Selection TDI TDO Instruction Register Circuitry Circuitry 31 30 29 . . 2 1 0 Identification Register . 106 . . . 2 1 0 Boundary Scan Register TCK TAP Controller TMS TAP Electrical Characteristics [10, 11, 12] Over the Operating Range Parameter Description Test Conditions Min Max Unit V Output HIGH Voltage I = −2.0 mA 1.4 V OH1 OH Output HIGH Voltage I = −100 μA1.6 V V OH2 OH
ページ16に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 TAP AC Switching Characteristics [13, 14] Over the Operating Range Parameter Description Min Max Unit t TCK Clock Cycle Time 50 ns TCYC t TCK Clock Frequency 20 MHz TF t TCK Clock HIGH 20 ns TH t TCK Clock LOW 20 ns TL Setup Times t TMS Setup to TCK Clock Rise 5 ns TMSS t TDI Setup to TCK Clock Rise 5 ns TDIS t Capture Setup to TCK Rise 5 ns CS Hold Times t TMS Hold after TCK Clock Rise 5 ns TMSH t TDI Hold after Clock Rise 5 ns TDIH t Capt
ページ17に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Identification Register Definitions Value Instruction Field Description CY7C1316JV18 CY7C1916JV18 CY7C1318JV18 CY7C1320JV18 Revision Number 001 001 001 001 Version number. (31:29) Cypress Device ID 11010100010000101 11010100010001101 11010100010010101 11010100010100101 Defines the type of (28:12) SRAM. Cypress JEDEC ID 00000110100 00000110100 00000110100 00000110100 Allows unique (11:1) identification of SRAM vendor. ID Register 1111 Indi
ページ18に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Boundary Scan Order Bit # Bump ID Bit # Bump ID Bit # Bump ID Bit # Bump ID 0 6R 28 10G 56 6A 84 2J 1 6P29 9G 57 5B85 3K 2 6N 30 11F 58 5A 86 3J 3 7P 31 11G 59 4A 87 2K 4 7N32 9F 60 5C88 1K 5 7R 33 10F 61 4B 89 2L 6 8R 34 11E 62 3A 90 3L 7 8P 35 10E 63 1H 91 1M 8 9R 36 10D 64 1A 92 1L 9 11P 37 9E 65 2B 93 3N 10 10P 38 10C 66 3B 94 3M 11 10N 39 11D 67 1C 95 1N 12 9P 40 9C 68 1B 96 2M 13 10M 41 9D 69 3D 97 3P 14 11N 42 11B 70 3C 98 2N 15 9M 43
ページ19に含まれる内容の要旨
~ ~ CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 DLL Constraints Power Up Sequence in DDR-II SRAM ■ DLL uses K clock as its synchronizing input. The input must DDR-II SRAMs must be powered up and initialized in a have low phase jitter, which is specified as t . KC Var predefined manner to prevent undefined operations. During power up, when the DOFF is tied HIGH, the DLL is locked after ■ The DLL functions at frequencies down to 120 MHz. 1024 cycles of stable clock. ■ If the input clock
ページ20に含まれる内容の要旨
CY7C1316JV18, CY7C1916JV18 CY7C1318JV18, CY7C1320JV18 Current into Outputs (LOW) ........................................ 20 mA Maximum Ratings Static Discharge Voltage (MIL-STD-883, M 3015).... >2001V Exceeding maximum ratings may shorten the battery life of the Latch up Current..................................................... >200 mA device. User guidelines are not tested. Storage Temperature ................................. –65°C to +150°C Operating Range Ambient Temperature with Power A
