Texas Instruments TMS320DM646X DMSOCの取扱説明書

デバイスTexas Instruments TMS320DM646X DMSOCの取扱説明書

デバイス: Texas Instruments TMS320DM646X DMSOC
カテゴリ: コンピュータハードウェア
メーカー: Texas Instruments
サイズ: 0.42 MB
追加した日付: 11/16/2014
ページ数: 64
説明書を印刷

ダウンロード

使い方は?

私たちの目的は、皆様方にデバイスTexas Instruments TMS320DM646X DMSOCの取扱説明書に含まれたコンテンツを可能な限り早く提供することです。オンラインプレビューを使用すると、Texas Instruments TMS320DM646X DMSOCに関してあなたが抱えている問題に対する解決策の内容が素早く表示されます。

便宜上

説明書Texas Instruments TMS320DM646X DMSOCをこちらのサイトで閲覧するのに不都合がある場合は、2つの解決策があります:

  • フルスクリーン表示 – 説明書を(お使いのコンピュータにダウンロードすることなく)便利に表示させるには、フルスクリーン表示モードをご使用ください。説明書Texas Instruments TMS320DM646X DMSOCのフルスクリーン表示を起動するには、全画面表示ボタンを押してください。
  • コンピュータにダウンロード - Texas Instruments TMS320DM646X DMSOCの説明書をお使いのコンピュータにダウンロードし、ご自身のコレクションに加えることもできます。デバイス上のスペースを無駄にしたくない場合は、いつでもManualsBaseサイトでダウンロードすることもできます。
Texas Instruments TMS320DM646X DMSOC 取扱説明書 - Online PDF
Advertisement
« Page 1 of 64 »
Advertisement
印刷版

多くの人々は画面表示ではなく印刷された説明書を読むほうを好みます。説明書を印刷するオプションも提供されており、上記のリンクをクリックすることによりそれを利用できます - 説明書を印刷。説明書Texas Instruments TMS320DM646X DMSOCを全部印刷する必要はなく、選択したページだけを印刷できます。紙を節約しましょう。

要旨

次のページにある説明書Texas Instruments TMS320DM646X DMSOCの内容のプレビューは、以下にあります。次のページにある説明書の内容をすぐに表示したい場合は、こちらをご利用ください。

内容要旨
ページ1に含まれる内容の要旨

TMS320DM646x DMSoC
Asynchronous External Memory Interface
(EMIF)
User's Guide
Literature Number: SPRUEQ7C
February 2010

ページ2に含まれる内容の要旨

2 SPRUEQ7C–February 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

ページ3に含まれる内容の要旨

Preface ....................................................................................................................................... 6 1 Introduction ........................................................................................................................ 8 1.1 Purpose of the Peripheral .............................................................................................. 8 1.2 Features ............................................................................

ページ4に含まれる内容の要旨

www.ti.com List of Figures 1 EMIF Functional Block Diagram .......................................................................................... 9 2 EMIF Asynchronous Interface ........................................................................................... 11 3 EMIF to 8-bit and 16-bit Memory Interfaces ........................................................................... 11 4 Timing Waveform of an Asynchronous Read Cycle in Normal Mode ....................................

ページ5に含まれる内容の要旨

www.ti.com List of Tables 1 EMIF Pins .................................................................................................................. 10 2 Behavior of EM_CS Signal Between Normal Mode and Select Strobe Mode..................................... 10 3 Description of the Asynchronous Configuration Register (ACFGn)................................................. 12 4 Description of the Asynchronous Wait Cycle Configuration Register (AWCCR).................................. 13 5 De

ページ6に含まれる内容の要旨

Preface SPRUEQ7C–February 2010 Read This First About This Manual This document describes the asynchronous external memory interface (EMIF) in the TMS320DM646x Digital Media System-on-Chip (DMSoC). The EMIF supports a glueless interface to a variety of external devices. Notational Conventions This document uses the following conventions. • Hexadecimal numbers are shown with the suffix h. For example, the following number is 40 hexadecimal (decimal 64): 40h. • Registers in this document are shown

ページ7に含まれる内容の要旨

www.ti.com Related Documentation From Texas Instruments SPRU871 — TMS320C64x+ DSP Megamodule Reference Guide. Describes the TMS320C64x+ digital signal processor (DSP) megamodule. Included is a discussion on the internal direct memory access (IDMA) controller, the interrupt controller, the power-down controller, memory protection, bandwidth management, and the memory and cache. 7 SPRUEQ7C–February 2010 Read This First Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

ページ8に含まれる内容の要旨

User's Guide SPRUEQ7C–February 2010 Asynchronous External Memory Interface (EMIF) 1 Introduction This document describes the operation of the asynchronous external memory interface (EMIF) in the TMS320DM646x Digital Media System-on-Chip (DMSoC). 1.1 Purpose of the Peripheral The purpose of this EMIF is to provide a means to connect to a variety of external devices including: • NAND Flash • Asynchronous devices including Flash and SRAM • Host processor interfaces such as the host port interface (

ページ9に含まれる内容の要旨

www.ti.com Architecture 1.3 Functional Block Diagram Figure 1 illustrates the connections between the EMIF and its internal requesters, along with the external EMIF pins. Section 2.2 contains a description of the entities internal to the device that can send requests to the EMIF, along with their prioritization. Section 2.3 describes the EMIF's external pins and summarizes their purpose when interfacing with SDRAM and asynchronous devices. Figure 1. EMIF Functional Block Diagram EMIF VICP EM_CS[

ページ10に含まれる内容の要旨

Architecture www.ti.com 2.3 Signal Descriptions Table 1 describes the function of each of the EMIF pins. Table 1. EMIF Pins Pins(s) I/O Description EM_ A[22:0] O EMIF address bus. These pins are used in conjunction with the EM_BA pins to form the address that is sent to the device. EM_BA[1:0] O EMIF bank address. These pins are used in conjunction with the EM_A pins to form the address that is sent to the device. EM_CS[5:2] O Active-low chip enable pin for asynchronous devices. These pins are me

ページ11に含まれる内容の要旨

www.ti.com Architecture 2.5.1 Interfacing to Asynchronous Memory Figure 2 shows the EMIF's external pins used in interfacing with an asynchronous device. Of special note is the connection between the EMIF and the external device's address bus. The EMIF address pin EM_A[0] always provides the least significant bit of a 32-bit word address. Therefore, when interfacing to a 16-bit or 8-bit asynchronous device, the EM_BA[1] and EM_BA[0] pins provide the least-significant bits of the halfword or byte

ページ12に含まれる内容の要旨

Architecture www.ti.com 2.5.2 Programmable Asynchronous Parameters The EMIF allows a high degree of programmability for shaping asynchronous accesses. The programmable parameters are: • Setup: The time between the beginning of a memory cycle (address valid) and the activation of the output enable or write enable strobe • Strobe: The time between the activation and deactivation of output enable or write enable strobe. • Hold: The time between the deactivation of output enable or write enable stro

ページ13に含まれる内容の要旨

www.ti.com Architecture Table 3. Description of the Asynchronous Configuration Register (ACFGn) (continued) Parameter Description ASIZE Asynchronous Device Bus Width. This field determines the data bus width of the asynchronous interface in the following way: • ASIZE = 0 selects an 8-bit bus • ASIZE = 1 selects a 16-bit bus The configuration of ASIZE determines the function of the EM_A and EM_BA pins as described in Section 2.5.1. This field also determines the number of external accesses requir

ページ14に含まれる内容の要旨

Architecture www.ti.com 2.5.4 Read and Write Operations in Normal Mode Normal mode is the asynchronous interface's default mode of operation. The Normal mode is selected when the SS bit in the asynchronous configuration register (ACFGn) is cleared to 0. In this mode, the EM_CS signal operates as a chip enable signal, active throughout the duration of the memory access. 2.5.4.1 Asynchronous Read Operations (Normal Mode) An asynchronous read is performed when any of the requesters mentioned in Sec

ページ15に含まれる内容の要旨

www.ti.com Architecture Figure 4. Timing Waveform of an Asynchronous Read Cycle in Normal Mode Strobe Setup Hold 3 2 2 Internal clock EM_CS[5:2] EM_A/EM_BA Address EM_D Data EM_OE EM_WE EM_RW 15 SPRUEQ7C–February 2010 Asynchronous External Memory Interface (EMIF) Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

ページ16に含まれる内容の要旨

Architecture www.ti.com 2.5.4.2 Asynchronous Write Operations (Normal Mode) An asynchronous write is performed when any of the requesters mentioned in Section 2.2 request a write to asynchronous memory. In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in Normal mode are described in Table 8 and an example

ページ17に含まれる内容の要旨

www.ti.com Architecture Figure 5. Timing Waveform of an Asynchronous Write Cycle in Normal Mode Strobe Setup Hold 3 2 2 Internal clock EM_CS[5:2] EM_A/EM_BA Address EM_D Data EM_OE EM_WE EM_RW 17 SPRUEQ7C–February 2010 Asynchronous External Memory Interface (EMIF) Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

ページ18に含まれる内容の要旨

Architecture www.ti.com 2.5.5 Read and Write Operations in Select Strobe Mode Select Strobe mode is the EMIF's second mode of operation. The SS mode is selected when the SS bit in the asynchronous configuration register (ACFGn) is set to 1. In this mode, the EM_CS pin functions as a strobe signal and is therefore only active during the strobe period of an access cycle. 2.5.5.1 Asynchronous Read Operations (Select Strobe Mode) An asynchronous read is performed when any of the requesters mentioned

ページ19に含まれる内容の要旨

www.ti.com Architecture Figure 6. Timing Waveform of an Asynchronous Read Cycle in Select Strobe Mode Strobe Setup Hold 3 2 2 Internal clock EM_CS[5:2] EM_A/EM_BA Address EM_D Data EM_OE EM_WE EM_RW 19 SPRUEQ7C–February 2010 Asynchronous External Memory Interface (EMIF) Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated

ページ20に含まれる内容の要旨

Architecture www.ti.com 2.5.5.2 Asynchronous Write Operations (Select Strobe Mode) An asynchronous write is performed when any of the requesters mentioned in Section 2.2 request a write to memory in the asynchronous bank of the EMIF. In the event that the write request cannot be serviced by a single access cycle to the external device, multiple access cycles will be performed by the EMIF until the entire request is fulfilled. The details of an asynchronous write operation in Select Strobe mode a


類似の説明書
# 取扱説明書 カテゴリ ダウンロード
1 Texas Instruments MSC1211 取扱説明書 コンピュータハードウェア 1
2 Texas Instruments ADS61xx 取扱説明書 コンピュータハードウェア 0
3 Texas Instruments MSP-FET430 取扱説明書 コンピュータハードウェア 3
4 Texas Instruments SCAU020 取扱説明書 コンピュータハードウェア 0
5 Texas Instruments TMS320C6712D 取扱説明書 コンピュータハードウェア 1
6 Texas Instruments MSP430x11x1 取扱説明書 コンピュータハードウェア 1
7 Texas Instruments Evaluation Module TVP5158 取扱説明書 コンピュータハードウェア 0
8 Texas Instruments DM648 DSP 取扱説明書 コンピュータハードウェア 0
9 Texas Instruments TMDXEVM6472 取扱説明書 コンピュータハードウェア 0
10 Texas Instruments TMS320DM643X DMP 取扱説明書 コンピュータハードウェア 0
11 Texas Instruments TPS65023B 取扱説明書 コンピュータハードウェア 0
12 Texas Instruments TUSB3210 取扱説明書 コンピュータハードウェア 3
13 Texas Instruments TMS320DM646x 取扱説明書 コンピュータハードウェア 1
14 Texas Instruments TPS40051 取扱説明書 コンピュータハードウェア 2
15 Texas Instruments MSP430x1xx 取扱説明書 コンピュータハードウェア 3
16 Sony MSAKIT-PC4A 取扱説明書 コンピュータハードウェア 2
17 Sony MRW62E-S1 2694866142 取扱説明書 コンピュータハードウェア 5
18 Philips MATCH LINE 9596 取扱説明書 コンピュータハードウェア 17
19 Sony 64GB SDHC Class 10 Memory Card Readers SF32UY 取扱説明書 コンピュータハードウェア 1
20 Philips PSC702 取扱説明書 コンピュータハードウェア 1