ページ1に含まれる内容の要旨
User's Guide
SLVU394–October 2010
TPS65023B/TPS650231EVM
The characteristics, operation, and use of the TPS65023B/TPS650231EVM-664 evaluation module (EVM)
are described in this document. This EVM is designed to help the user evaluate and test the various
operating modes of the TPS65023B/TPS650231. This user’s guide includes setup instructions for the
hardware and software, a schematic diagram, a bill of materials, and PCB layout drawings for the
evaluation module.
Contents
1 Introduction .......
ページ2に含まれる内容の要旨
Electrical Performance Specification www.ti.com 1.1.2 Printed-Circuit Board Assembly The TPS65023B/TPS650231EVM-664 PCB contains the TPS65023B/TPS650231 IC and its required external components. This board contains several jumpers and connectors that allow the user to customize the board for specific operating conditions. 2 1.1.3 USB-to- I C Adapter 2 The USB-to-I C Adapter, also known as the HPA172, is the link that allows the PC and the EVM to communicate. The adapter connects to the PC with th
ページ3に含まれる内容の要旨
www.ti.com Input/Output Connector Description 3 Input/Output Connector Description This section describes the jumpers and connectors on the EVM, as well as how to properly connect, set up, and use the TPS65023B/TPS650231EVM-664. J1 – VIN Input voltage from external power supply, recommended maximum 5.5 V. Input current depends on load but typically is less than 2 A. J2 – GND This is the return connection for VIN. J3 – VINLDO/GND Input voltage and return for LDO1 and LDO2. Resistor R20 connects t
ページ4に含まれる内容の要旨
Input/Output Connector Description www.ti.com J17 – VDCDC3 Output from switching regulator DCDC3; maximum output current 1 A. J18– GND Return for VDCDC3. J19 – J19 is the interface connector for the I2C interface. Connect a 10-pin ribbon cable between J13 and the USB-to-GPIO interface. JP1 – DEF1 Sets default voltage for DCDC1, 1.2 V or 1.6 V. JP2 – DEF2 Sets default voltage for DCDC2, 3.3 V or 1.8 V, in TPS65023B (HPA664-001) configuration. In the TPS650231, no default output voltage options ar
ページ5に含まれる内容の要旨
www.ti.com Input/Output Connector Description 4. Connect the ribbon cable between the EVM and the USB-TO-GPIO (HPA172) adapter. 5. Connect the USB cable between the computer and the HPA172EVM. 6. Turn on all supplies. 7. Run the TPS65023B/TPS650231EVM software 3.2 Modifications 3.2.1 Setting the Output Voltage The TPS65023B features two default output voltages. These output voltages can be selected by pulling DEFDCDC2 high – selecting the higher default output voltage – or pulling DEFDCDC2 low –
ページ6に含まれる内容の要旨
Board Layout www.ti.com R1 R1 Vout_DCDC2,min= V_REF´(1+ ))+(V_REF-VLDO2,max)´( ) R2 R3 (2) R1 R1 Vout_DCDC2,max = V_REF´(1+ ))+(V_REF-VLDO2,min)´( ) R2 R3 (3) The most straight forward way is to choose a value for R6 according to the recommendations in the converter data sheet. 4 Board Layout This section provides the TPS65023B/TPS650231EVM-664 board layout and illustrations. 4.1 Layout Board layout is critical for all switch mode power supplies. Figure 1 through Figure 5 show the board layout f
ページ7に含まれる内容の要旨
www.ti.com Board Layout Figure 2. Top Layer Routing 7 SLVU394–October 2010 TPS65023B/TPS650231EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ8に含まれる内容の要旨
Board Layout www.ti.com Figure 3. Layer-2 Routing, GND Plane 8 TPS65023B/TPS650231EVM SLVU394–October 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ9に含まれる内容の要旨
www.ti.com Board Layout Figure 4. Layer-3 Routing, Vin Plane 9 SLVU394–October 2010 TPS65023B/TPS650231EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ10に含まれる内容の要旨
Board Layout www.ti.com Figure 5. Bottom Layer Routing 10 TPS65023B/TPS650231EVM SLVU394–October 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ11に含まれる内容の要旨
www.ti.com Schematic and Bill of Materials 5 Schematic and Bill of Materials This section provides the TPS65023B/TPS650231EVM-664 schematic and bill of materials. 5.1 Schematic Figure 6. TPS65023B/TPS650231EVM-664 Schematic 11 SLVU394–October 2010 TPS65023B/TPS650231EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ12に含まれる内容の要旨
Schematic and Bill of Materials www.ti.com 5.2 Bill of Materials Table 4. TPS65023B/TPS650231EVM-664 Bill of Materials Count RefDes Value Description Size Part Number -001 -002 9 9 C1, C2, C4, C9, 10 µF Capacitor, Ceramic, 6.3V, X5R, 10% 0805 Std C10, C11, C14–C16 4 4 C3, C6, C7, C17 1.0 µF Capacitor, Ceramic, 6.3V, X5R,10% 0603 Std 1 1 C5 1500 pF Capacitor, Ceramic, 50V, X7R, 10% 0603 C1608X7R1H152K 4 4 C8, C18 2.2 µF Capacitor, Ceramic, 6.3V, X5R, 10% 0603 C1608X5R0J225K 3 3 L1, L2, L3 2.2 µH
ページ13に含まれる内容の要旨
Evaluation Board/Kit Important Notice Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be
ページ14に含まれる内容の要旨
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the t
