ページ1に含まれる内容の要旨
®
Intel Compute Module MFS2600KI
Technical Product Specification
Intel order number: G51989-002
Revision 1.0
June, 2012
Enterprise Platforms and Services Division
ページ2に含まれる内容の要旨
Revision History Intel® Compute Module MFS2600KI TPS Revision History Date Revision Modifications Number April, 2012 0.5 Initial release. June, 2012 1.0 Corrected BMC LAN settings. Disclaimers ® Information in this document is provided in connection with Intel products. No license, express or implied, by ® estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel ’s ® ® Terms and Conditions of Sale for such products, Intel
ページ3に含まれる内容の要旨
Intel® Compute Module MFS2600KI TPS Table of Contents Table of Contents 1. Introduction ........................................................................................................................ 1 1.1 Chapter Outline ...................................................................................................... 1 2. Product Overview ............................................................................................................... 2 ® 2.1 Intel Compute Mod
ページ4に含まれる内容の要旨
Table of Contents Intel® Compute Module MFS2600KI TPS 4. System Security ................................................................................................................ 27 4.1 BIOS Password Protection ................................................................................... 27 4.2 Trusted Platform Module (TPM) Support .............................................................. 28 4.2.1 TPM security BIOS .........................................................
ページ5に含まれる内容の要旨
Intel® Compute Module MFS2600KI TPS List of Figures List of Figures Figure 1. Component and Connector Location Diagram .............................................................. 3 ® Figure 2. Intel Compute Module MFS2600KI Front Panel Layout .............................................. 4 ® Figure 3. Intel Compute Module MFS2600KI Functional Block Diagram .................................... 5 Figure 4. Processor Socket Assembly .......................................................
ページ6に含まれる内容の要旨
List of Tables Intel® Compute Module MFS2600KI TPS List of Tables ® Table 1. Intel compute module MFS2600KI Feature Set ........................................................... 2 Table 2. Mixed Processor Configurations .................................................................................... 8 ® Table 3. Intel Compute Module MFS2600KI PCIe Bus Segment Characteristics ..................... 11 Table 4. UDIMM Support Guidelines (Preliminary. Subject to Change) .................
ページ7に含まれる内容の要旨
Intel® Compute Module MFS2600KI TPS List of Tables < This page intentionally left blank.> Revision 1.0 vii Intel order number: G51989-002
ページ8に含まれる内容の要旨
Intel® Compute Module MFS2600KI TPS Introduction 1. Introduction This Technical Product Specification (TPS) provides board-specific information detailing the ® features, functionality, and high-level architecture of the Intel Compute Module MFS2600KI. 1.1 Chapter Outline This document is divided into the following chapters: Chapter 1 – Introduction Chapter 2 – Product Overview Chapter 3 – Functional Architecture Chapter 4 – System Security Chapter 5 – Connector/Header Loca
ページ9に含まれる内容の要旨
Product Overview Intel® Compute Module MFS2600KI TPS 2. Product Overview ® The Intel Compute Module MFS2600KI is a monolithic printed circuit board with features that were designed to support the high-density compute module market. ® 2.1 Intel Compute Module MFS2600KI Feature Set ® Table 1. Intel compute module MFS2600KI Feature Set Feature Description ® ® Processors Support for one or two Intel Xeon Processor E5-2600 series with up to 95W Thermal Design Power (TDP). ® ® 8.0 GT/s,
ページ10に含まれる内容の要旨
Intel® Compute Module MFS2600KI TPS Product Overview 2.2 Compute Module Layout 2.2.1 Connector and Component Locations ® The following figure shows the board layout of the Intel Compute Module MFS2600KI. Each connector and major component is identified by a number or letter. A description of each identified item is provided below the figure. A CPU 1 DIMM Slots I CPU 1 Socket B CPU 2 DIMM Slots J Power/Fault LEDs C Mezzanine Card Connector 1 K Power Button D Mezzanine Card Connect
ページ11に含まれる内容の要旨
Product Overview Intel® Compute Module MFS2600KI TPS 2.2.3 External I/O Connector Locations ® The following drawing shows the layout of the external I/O components for the Intel Compute Module MFS2600KI. A USB ports 0 and 1 G NIC 1 LED B USB ports 2 and 3 H Hard Drive Activity LED C Video I ID LED D I/O Mezzanine NIC 4 LED J Power button E I/O Mezzanine NIC 3 LED K Power and Fault LEDs F NIC 2 LED ® Figure 2. Intel Compute Module MFS2600KI Front Panel Layout 4 Revision 1.
ページ12に含まれる内容の要旨
® Intel Compute Module MFS2600KI TPS Functional Architecture 3. Functional Architecture ® The architecture of the Intel Compute Module MFS2600KI is developed around the integrated ® ® ® features and functions of the Intel Xeon processor E5-2600 product family the Intel C602-J ® chipset, the Intel Ethernet Controller I350 GbE controller chip and the Baseboard Management Controller. The following diagram provides an overview of the compute module architecture, showing the features and int
ページ13に含まれる内容の要旨
® Functional Architecture Intel Compute Module MFS2600KI TPS 3.1.1.1 Processor Socket Assembly Each processor socket of the server board is pre-assembled with an Independent Latching Mechanism (ILM) and Back Plate which allow for secure placement of the processor and processor heat to the server board. The illustration below identifies each sub-assembly component. Heat Sink Server Board Independent Latching Mechanism (ILM) Back Plate Figure 4. Processor Socket Assembly 3.1.1.2 Pr
ページ14に含まれる内容の要旨
® Intel Compute Module MFS2600KI TPS Functional Architecture ® Processors which have different Intel Quickpath (QPI) Link Frequencies may operate together if they are otherwise compatible and if a common link frequency can be selected. The common link frequency would be the highest link frequency that all installed processors can achieve. Processor stepping within a common processor family can be mixed as long as it is listed in the processor specification updates published by Intel Co
ページ15に含まれる内容の要旨
® Functional Architecture Intel Compute Module MFS2600KI TPS Table 2. Mixed Processor Configurations Error Severity System Action Processor family not Fatal The BIOS detects the error condition and responds as follows: Identical Logs the POST Error Code into the System Event Log (SEL). Alerts the BMC to set the System Status LED to steady Amber. Displays “0194: Processor family mismatch detected” message in the Error Manager. Takes Fatal Error action (see above) and will not
ページ16に含まれる内容の要旨
® Intel Compute Module MFS2600KI TPS Functional Architecture Error Severity System Action ® Processor Intel QuickPath Fatal The BIOS detects the QPI link frequencies and responds as follows: Interconnect link frequencies Adjusts all QPI interconnect link frequencies to highest common not identical frequency. No error is generated – this is not an error condition. Continues to boot the system successfully. If the link frequencies for all QPI links cannot be adjusted to be the
ページ17に含まれる内容の要旨
® Functional Architecture Intel Compute Module MFS2600KI TPS ® ® Intel Trusted Execution Technology (Intel TXT) ® Intel 64 Architecture ® ® Intel Streaming SIMD Extensions 4.1 (Intel SSE4.1) ® ® Intel Streaming SIMD Extensions 4.2 (Intel SSE4.2) ® ® Intel Advanced Vector Extensions (Intel AVX) ® Intel Hyper-Threading Technology Execute Disable Bit ® Intel Turbo Boost Technology ® Intel Intelligent Power Technology ® Enhanced Intel SpeedStep Technology ® 3.2.1 Inte
ページ18に含まれる内容の要旨
2 DIMMs/Ch 2 DIMMs/Ch ® Intel Compute Module MFS2600KI TPS Functional Architecture ® Table 3. Intel Compute Module MFS2600KI PCIe Bus Segment Characteristics Electrical CPU# Device Physical Connector Width ® CPU1 Intel C602-J N/A x4 Gen2 120 pin CPU1 IO Mezzanine Card Mezzanine Card x8 Gen2 Connector ® CPU1 Intel I350 NIC N/A x4 Gen2 CPU1 LSI* 1064e SAS N/A x8 Gen1 3.3.2 DMI2 Interface to the PCH The platform requires an interface to the legacy Southbridge (PCH) which provides b
ページ19に含まれる内容の要旨
® Functional Architecture Intel Compute Module MFS2600KI TPS Independent channel mode or lockstep mode Data burst length of eight cycles for all memory organization modes Memory DDR3 data transfer rates of 800, 1066, 1333, and 1600 MT/s 64-bit wide channels plus 8-bits of ECC support for each channel DDR3 standard I/O Voltage of 1.5 V and DDR3 Low Voltage of 1.35 V 1-Gb, 2-Gb, and 4-Gb DDR3 DRAM technologies supported for these devices: o UDIMM DDR3 – SR x8 and x16 data width
ページ20に含まれる内容の要旨
® Intel Compute Module MFS2600KI TPS Functional Architecture The silk screened DIMM slot identifiers on the board provide information about the channel, and therefore the processor to which they belong. For example, DIMM_A1 is the first slot on Channel A on processor 1; DIMM_E1 is the first DIMM socket on Channel E on processor 2. The memory slots associated with a given processor are unavailable if the corresponding processor socket is not populated. A processor may be installed wi
