ページ1に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board
User’s Guide
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
March 19, 2002
[+] Feedback
ページ2に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide Table of Contents 1. Introduction ....................................................................................................................................... 4 2. Features ............................................................................................................................................. 4 3. Kit Contents .............................................................................................................
ページ3に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide List of Figures (continued) Figure 23. Reference Clock Block Schematic Diagram ................................................................... 31 Figure 24. CYS25G0101DX Evaluation Board PCB Mechanical Drawing ....................................... 33 Figure 25. CYS25G0101DX Evaluation Board PCB Top Layer Silk Screen .................................... 34 Figure 26. CYS25G0101DX Evaluation Board PCB Top Layer Layout ...........................
ページ4に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 1. Introduction Cypress's CYS25G0101DX SONET OC-48 Transceiver is a communications building block for high-speed SONET data communica- tions. It provides complete parallel-to-serial and serial-to-parallel conversions, clock generation, and clock and data recovery opera- tions in a single chip, optimized for full SONET/SDH compliance. The CYS25G0101DX Evaluation Board is designed for evaluating as well as understanding the characteristics of the CYS
ページ5に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide (155.52MHz) (155.52MHz) (155.52MHz) FIFO_ERR FIFO_RST TXCLKI TXCLKO REFCLK RXCLKOUT TXD RXD 15:0 15:0 Output Input Register Register TX PLL /16 x16 Recovered FIFO Bit-Clock SHIFTER (5byte) /16 RX CDR SHIFTER Retimed PLL Tx Bit-Clock Data Lock-to-Ref LOOPTIME DIAGLOOP LINELOOP Lock-to-Data / LOOPA Clock Control Logic IN ± OUT ± PWRDN LOCKREF SD LFI RESET Figure 1. The Block Diagram of the CYS25G0101DX 5 [+] Feedback
ページ6に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide SMA13 SMA14 SMA16 SMA15 J4 P4 SW1 J5 SMA17 J6 P2 J7 D2 SMA18 D1 P3 J8 J3 SMA12 SMA11 P5 SMA10 J1 J2 P5 P1 Figure 2. The CYS25G0101DX Evaluation Board Table 1. Functional Description of the Connectors Jumpers and Connectors Name Description J1 RxD BUS 16-bit RxD Data Bus interface header (see Table 2 for details). Figure 3 shows the orienta- tion of this header J2 TxD BUS 16-bit TxD Data Bus interface header (see Table 3 for details). Figure 3 sho
ページ7に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide Table 1. Functional Description of the Connectors (continued) Jumpers and Connectors Name Description J5 SD This jumper is used to set the SD signal. When open (default), SD signal will be driven by the optical module. When 1-2 are shorted, SD is forced to HIGH. When 2-3 are shorted, SD is forced to LOW. Figure 3 shows the orientation of this jumper J6 TEST0 This jumper, when shorted, is to enable the Parallel Line Loopback mode. J7 LFI Test T
ページ8に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide Table 2. Pin Assignment of J1 Header and Description of J10 Header (continued) Pin Number Name I/O Characteristics Description 5 RXD13 HSTL output Parallel receive data output RXD13. The outputs change following RXCLK ↓ 7 RXD12 HSTL output Parallel receive data output RXD12. The outputs change following RXCLK ↓ 9 RXD11 HSTL output Parallel receive data output RXD11. The outputs change following RXCLK ↓ 11 RXD10 HSTL output Parallel receive data
ページ9に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide Table 3. Pin Assignment of J2 Header and Description of J9 Header (continued) Pin Number Name I/O Characteristics Description 8 TXD12 HSTL input Parallel transmit data input TXD12. The input data is sampled by TX- CLKI ↑ 10 TXD11 HSTL input Parallel transmit data input TXD10. The input data is sampled by TX- CLKI ↑ 12 TXD10 HSTL input Parallel transmit data input TXD9. The input data is sampled by TX- CLKI ↑ 14 TXD9 HSTL input Parallel transmit d
ページ10に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide Table 4. Functional Description of DIP Switch 1 (SW1) (continued) Position Name State Description 5 LOOPTIME ON The transmission will be using the extracted receive bit-clock for the transmitted bit clock OFF* The transmission will be using the REFCLK input (155.52 MHz), which is multiplied by 16, to generate the transmitted bit clock 6 LOCKREF ON* The receive PLL locks to serial data stream OFF The receive PLL locks to the REFCLK 7 PWRDN ON* D
ページ11に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 5A 1A 1B 5B J5 3 2 J7 1 LFI GND FIFO_ERR GND J8 TXCLKO RXCLK GND GND J2 TXCLKI J1 GND Pin 1 Pin 1 Figure 3. The Jumper Orientations of the CYS25G0101DX 11 [+] Feedback
ページ12に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 5. Diagnostic Modes The CYS25G0101DX Evaluation Board provides four different diagnostic modes—Diagnostic Loopback mode, Line Loopback mode, Analog Loopback mode and “Parallel Line Loopback” mode. Figure 4 to Figure 7 illustrate these diagnostic modes and Figure 8 to Figure 10 illustrate the testing equipment set-up for testing the characteristics of the CYS25G0101DX. 5.1 Diagnostic Loopback Mode In the Diagnostic Loopback mode, parallel data will
ページ13に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 5.2 Line Loopback In the Line Loopback mode, serial data (from IN±) will loop through the serial input buffer and CDR block to the serial output buffer (OUT±). Figure 5 shows the data path (bold line) of the Line Loopback mode. To select the Line Loopback mode: 1. SW1-3 (LINELOOP) must be in ON position 2. All other dip switch settings must be in their default positions as stated in Table 4 3. TEST0, jumper J6 must be opened 4. Apply the Testing Ho
ページ14に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 5.3 Analog Line Loopback In the Analog Line Loopback mode, serial data (from IN±) will loop through directly from serial input buffer to the serial output buffer (OUT±). Figure 6 shows the data path (bold line) of the Analog Line Loopback mode. To select the Analog Line Loopback mode: 1. SW1-4 (LOOPA) must be in ON position and SW1-3 (LINELOOP) must be in OFF position. 2. All other dip switches must be in their default positions as stated in Table
ページ15に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 5.4 “Parallel Line Loopback” (TEST0) Mode In Parallel Line Loopback mode, the parallel output buffers are internally linked to the parallel input buffers. Figure 7 shows the data path (bold line) of the Parallel Line Loopback mode. In this test mode, the internal RX CDR PLL and TX PLL can be tested by different configurations. 5.4.1 Test the Internal RX CDR PLL Only 1. TEST0, jumper J6 must be shorted 2. SW1-5 (LOOPTIME) must be in ON position 3.
ページ16に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 6. Testing Hookup 6.1 Set-up for BERT Test Figure 8 illustrates the set-up for the BERT test. The equipment list: 1. Evaluation Board – Cypress CYS25G0101DX Evaluation Board 2. Pattern Generator – Tektronix D3186 Pattern Generator 3. Error Detector– Tektronix D3286 Error Detector 4. Power Supply – HP E3631A DC Power Supply * All equipment in the list is for reference only Tektronix D3286 Pattern Analyzer Tektronix D3186 Pattern Generator Ω 50 Ter
ページ17に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 6.2 Set-up for Eye Diagram Test Figure 9 illustrates the set-up for testing the Eye Diagram. The equipment list : 1. Evaluation Board – Cypress CYS25G0101DX Evaluation Board 2. Pattern Generator – Tektronix D3186 Pattern Generator 3. Oscilloscope – Agilent Infiniium DCA 86100A with 83484A Dual-Channel 50GHz Module 4. Power Supply – HP E3631A DC Power Supply * All equipment in the list is for reference only Tektronix D3186 Pattern Generator Agilent
ページ18に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 6.3 SONET Jitter Transfer and Jitter Tolerance Test Figure 10 illustrates the set-up for testing the jitter. The equipment list: 1. Evaluation Board – Cypress CYS25G0101DX Evaluation Board 2. SONET Tester – Agilent (HP) OmniBER 718 Communication Performance Analyzer 3. Optical Converters - Agilent (HP) 83446A Receiver and 83430A Transmitter 4. Power Supply – HP E3631A DC Power Supply * All equipment in the list is for reference only HP OmniBER 718
ページ19に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 6.4 Set-up for Testing the TX PLL in Parallel Line Loopback Mode Figure 11 illustrates the set-up for testing the TX PLL in Parallel Line Loopback Mode. The equipment list : 1. Evaluation Board – Cypress CYS25G0101DX Evaluation Board 2. Pattern Generator – Tektronix D3186 Pattern Generator 3. Error Detector– Tektronix D3286 Error Detector 4. Pulse Generator - HP 8133A Pulse Generator 5. Power Supply – HP E3631A DC Power Supply * All equipment in t
ページ20に含まれる内容の要旨
CYS25G0101DX-ATC Evaluation Board User’s Guide 7. Eye Diagram Testing Result Figure 12 is the Eye Diagram measurement from CYS25G0101DX Evaluation Board by using the test set-up as in Figure 9. In this measurement, the evaluation board is configured to parallel loop back mode (Figure 7) and with no SONET filter at the oscilloscope. Figure 12. CYS25G0101DX Evaluation Board Eye Diagram 20 [+] Feedback
