ページ1に含まれる内容の要旨
185
CY7C185
8K x 8 Static RAM
provided by an active LOW chip enable (CE ), an active HIGH
Features
1
chip enable (CE ), and active LOW output enable (OE) and
2
• High speed three-state drivers. This device has an automatic power-down
feature (CE or CE ), reducing the power consumption by 70%
1 2
—15 ns
when deselected. The CY7C185 is in a standard 300-mil-wide
Fast t
DOE
DIP, SOJ, or SOIC package.
Low active power
An active LOW write enable signal (WE) controls the writ-
— 715 mW
ing/readin
ページ2に含まれる内容の要旨
CY7C185 Output Current into Outputs (LOW)............................. 20 mA Maximum Ratings Static Discharge Voltage........................................... >2001V (Above which the useful life may be impaired. For user guide- (per MIL-STD-883, Method 3015) lines, not tested.) Latch-Up Current.................................................... >200 mA Storage Temperature .................................–65°C to +150°C Ambient Temperature with Operating Range Power Applied.................
ページ3に含まれる内容の要旨
CY7C185 Electrical Characteristics Over the Operating Range (continued) 7C185-25 7C185-35 Parameter Description Test Conditions Min. Max. Min. Max. Unit V Output HIGH Voltage V = Min., I = –4.0 mA 2.4 2.4 V OH CC OH V Output LOW Voltage V = Min., I = 8.0 mA 0.4 0.4 V OL CC OL V Input HIGH Voltage 2.2 V + 2.2 V + V IH CC CC 0.3V 0.3V [3] V Input LOW Voltage –0.5 0.8 –0.5 0.8 V IL I Input Load Current GND ≤ V ≤ V –5 +5 –5 +5 µ A IX I CC I Output Leakage GND ≤ V ≤ V , –5 +5 –5 +5 µ A OZ I CC Curr
ページ4に含まれる内容の要旨
CY7C185 [6] Switching Characteristics Over the Operating Range 7C185-15 7C185-20 7C185-25 7C185-35 Parameter Description Min. Max. Min. Max. Min. Max. Min. Max. Unit Read Cycle t Read Cycle Time 15 20 25 35 ns RC t Address to Data Valid 15 20 25 35 ns AA t Data Hold from Address Change 3 5 5 5 ns OHA t CE LOW to Data Valid 15 20 25 35 ns ACE1 1 t CE HIGH to Data Valid 15 20 25 35 ns ACE2 2 t OE LOW to Data Valid 8 9 12 15 ns DOE t OE LOW to Low Z 3 3 3 3 ns LZOE [7] t OE HIGH to High Z 7 8 10
ページ5に含まれる内容の要旨
CY7C185 Switching Waveforms [10,11] Read Cycle No.1 t RC ADDRESS t AA t OHA DATA OUT PREVIOUS DATA VALID DATA VALID [12,13] Read Cycle No.2 t RC CE 1 CE 2 t ACE OE OE t HZOE t DOE t HZCE t LZOE HIGH IMPEDANCE HIGH IMPEDANCE DATA OUT DATA VALID t LZCE t PD t PU V ICC CC SUPPLY 50% 50% CURRENT ISB [11,13] Write Cycle No. 1 (WE Controlled) t WC ADDRESS CE t SCEI 1 t t AW HA t CE CE 2 SCE2 t t SA PWE WE OE t SD t HD DATA VALID NOTE 14 DATA I/O IN t HZOE 10. Device is continuously selected. OE, CE
ページ6に含まれる内容の要旨
CY7C185 Switching Waveforms (continued) [13,14,15] rite Cycle No. 2 (CE Controlled) t WC ADDRESS t CE SCE1 1 t SA t SCE2 CE 2 t t AW HA WE t t SD HD DATA VALID DATA I/O IN [13,14,15,16] Write Cycle No. 3 (WE Controlled, OE LOW) t WC ADDRESS t CE SCE1 1 CE t 2 SCE2 t t AW HA t SA WE t t SD HD DATA I/O DATA VALID NOTE 14 IN t t LZWE HZWE Notes: 15. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t and t . HZWE SD 16. If CE goes HIGH or CE goes LOW simultaneo
ページ7に含まれる内容の要旨
CY7C185 Typical DC and AC Characteristics NORMALIZED SUPPLY CURRENT OUTPUT SOURCE CURRENT NORMALIZED SUPPLY CURRENT vs. AMBIENT TEMPERATURE vs. OUTPUT VOLTAGE vs. SUPPLY VOLTAGE 120 1.4 1.2 1.2 1.0 100 I I CC CC 1.0 0.8 80 0.8 V =5.0V CC 0.6 60 T =25°C A 0.6 0.4 40 V =5.0V 0.4 CC V =5.0V IN 0.2 20 0.2 I SB I SB 0 0.0 0.0 4.0 4.5 5.0 5.5 6.0 –55 25 125 0.0 1.0 2.0 3.0 4.0 AMBIENT TEMPERATURE (°C) OUTPUT VOLTAGE (V) SUPPLY VOLTAGE (V) NORMALIZED ACCESS TIME NORMALIZED ACCESS TIME OUTPUT SINK CUR
ページ8に含まれる内容の要旨
CY7C185 Truth Table CE CE WE OE Input/Output Mode 1 2 H X X X High Z Deselect/Power-Down X L X X High Z Deselect/Power-Down L H H L Data Out Read L H L X Data In Write L H H H High Z Deselect Address Designators Address Address Pin Name Function Number A4 X3 2 A5 X4 3 A6 X5 4 A7 X6 5 A8 X7 6 A9 Y1 7 A10 Y4 8 A11 Y3 9 A12 Y0 10 A0 Y2 21 A1 X0 23 A2 X1 24 A3 X2 25 Ordering Information Speed Package Operating (ns) Ordering Code Name Package Type Range 15 CY7C185-15PC P21 28-Lead (300-Mil) Molded
ページ9に含まれる内容の要旨
CY7C185 Package Diagrams 28-Lead (300-Mil) Molded DIP P21 51-85014-*B 28-Lead (300-Mil) Molded SOIC S21 51-85026-*A Document #: 38-05043 Rev. *A Page 9 of 11
ページ10に含まれる内容の要旨
CY7C185 Package Diagrams (continued) 28-Lead (300-Mil) Molded SOJ V21 51-85031-*B All product and company names mentioned in this document may be the trademarks of their respective holders. Document #: 38-05043 Rev. *A Page 10 of 11 © Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor produ
ページ11に含まれる内容の要旨
CY7C185 Document History Page Document Title: CY7C185 8K x 8 Static RAM Document Number: 38-05043 Issue Orig. of REV. ECN NO. Date Change Description of Change ** 107145 09/10/01 SZV Change from Spec number: 38-00037 to 38-05043 *A 116470 09/16/02 CEA Add applications foot note to data sheet. Document #: 38-05043 Rev. *A Page 11 of 11
