ページ1に含まれる内容の要旨
LXD970A Demo Board for 10/100
and 100BASE-FX Applications
Development Kit Manual
January 2001
As of January 15, 2001, this document replaces the Level One document Order Number: 249103-001
LXD970A Demo Board for 10/100 and 100BASE-FX Applications.
ページ2に含まれる内容の要旨
® Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose,
ページ3に含まれる内容の要旨
Contents 1.0 General Description ..................................................................................................5 1.1 Features ................................................................................................................5 2.0 Equipment and Setup...............................................................................................7 2.1 Test Setup..........................................................................................................
ページ4に含まれる内容の要旨
ページ5に含まれる内容の要旨
Demo Board for 10/100 and 100BASE-FX Applications — LXD970A 1.0 General Description The LXD970A Demo Board is a versatile 10/100Mbps Ethernet media access unit (MAU) that demonstrates all of the integral features of the LXT970A Fast Ethernet Transceiver. The LXD970A provides a working platform for evaluation of the LXT970A Fast Ethernet Transceiver in 10BASE-T and/or 100BASE-TX/FX applications. The LXD970A Demo Board is configured with a single chip 10/100Mbps, IEEE 802.3u compliant, Fast
ページ6に含まれる内容の要旨
LXT970A LXD970A — Demo Board for 10/100 and 100BASE-FX Applications Figure 1. LXD970A Demo Board MF0 MF1 MF2 MF3 MF4 JP1 JP7 TEST JP5 TD+ MDINT GNDT TD - RJ-45 TRANSFORMER MII RD+ RD - JP4 TSTON JP3 IBTST TSTOP Optional FIBER MODULE CIRCUIT JP8 JP6 GNDR ENBL COL LNK TX RX LEDs 6 Development Kit Manual MAN0 MAN1 MAN2
ページ7に含まれる内容の要旨
Demo Board for 10/100 and 100BASE-FX Applications — LXD970A 2.0 Equipment and Setup The LXD970A Demo Board includes all the components needed for a successful evaluation. However, the following additional equipment is recommended: NetCom System X-1000 transceiver test box configured with firmware version 1.17 or newer. PC with Fast Ether Windows (version 1.5 or newer) installed. Various lengths of Category 5 Unshielded Twisted-Pair (UTP) cable (1, 20, 40, 60, 80, 100, 120 and 140 meter
ページ8に含まれる内容の要旨
LXD970A — Demo Board for 10/100 and 100BASE-FX Applications 2.2 Loading Test File A disk that contains the file needed for testing is included with the LXD970A demo board. This file contains “Killer Packets” (100Tx4.s), that exhibit worst case baseline wander characteristics suitable for evaluating link performance and comparing the LXT970A to alternative products. Some devices do not adjust well over a range of cable distances. It is recommended to compare LXT970A performance to similar
ページ9に含まれる内容の要旨
Demo Board for 10/100 and 100BASE-FX Applications — LXD970A 2.3 Power Supply Option The LXD970A includes a jumper (JP8), which provides a an optional power supply source for the VCC pins; VCCA (analog supply), VCCR (receive supply), VCCT (transmit supply) and VCCD (digital supply). In the original factory configuration, this jumper is shorted by a circuit trace and all LXD970A power is supplied via the MII pin (J1). However, the circuit trace can be easily cut to provide the JP8 isolation
ページ10に含まれる内容の要旨
LXD970A — Demo Board for 10/100 and 100BASE-FX Applications 3.0 Jumpers There are 7 Jumpers on the LXD970 Demo Board. Table 2 describes these jumpers and their functions. Table 2. Jumper Descriptions Ref Des Function Hardware Control Interface: Provides access to voltage sensitive manual control functions. See Tables 3, 4 JP1 and 5 for details. MDIO: Connects the MDIO pin to the MII connector. With the trace cut and the jumper open, the MDIO pin JP3 can be connected to an external device.
ページ11に含まれる内容の要旨
Demo Board for 10/100 and 100BASE-FX Applications — LXD970A 4.0 Hardware Control Interface 4.1 Multi-Function Pins The Hardware Control Interface (JP1) provides access to the Multi-Function (MF) pins which decode 4-level supply voltages to establish two independent settings per pin. The first setting determines chip address. The second setting determines configuration of the LXD970A. The 4- level inputs referred to as VMF1, VMF2, VMF3 and VMF4 are shown in Table 3. Table 3. MF Pins Input Volt
ページ12に含まれる内容の要旨
LXD970A — Demo Board for 10/100 and 100BASE-FX Applications 4.1.1 Function/Address Settings The multi-function pins allow the user to enable or disable the applicable functions and determine chip address according to the input level selected. Table 4 shows the status of the function according to the (VMF) selection. Table 4. Hardware Control Interface (JP1) Functions 2 Address Input Voltage Levels Pin Function VMF1VMF2VMF3VMF4 Address Bit 0 1 1 0 0 MF0 Auto-Negotiation Disabled Enabled Enabl
ページ13に含まれる内容の要旨
Demo Board for 10/100 and 100BASE-FX Applications — LXD970A 4.1.2 Additional Jumper Functions In addition to the MF pins, the Hardware Control Interface (JP1) contains 10 pins, (#41 - #50) that are labeled as MAN0, MAN1, MAN2, TRSTE and MDDIS, (Note: TRSTE and MDDIS are not labeled on the demo board). MAN0 = CFG0, MAN1 = FDE and MAN2 = CFG1. The Manual pins control the status of the applicable function by installing or removing a jumper. See Table 6 for function status. Table 6. Additional
ページ14に含まれる内容の要旨
LXD970A — Demo Board for 10/100 and 100BASE-FX Applications Figure 5. LXD970A Schematic 14 Development Kit Manual
