ページ1に含まれる内容の要旨
User's Guide
SLVU364–March 2010
TPS62065/67EVM
This user’s guide describes the characteristics, operation, and use of the TPS62065-67EVM-347
evaluation module (EVM). The TPS62065-67EVM-347 is a fully assembled and tested platform for
evaluating the performance of both the TPS62065 and TPS62067 2-A step-down converters. This
document includes schematic diagrams, printed circuit board (PCB) layout, bill of materials, and test data.
Throughout this document, the abbreviations EVM, TPS62065/67EVM, a
ページ2に含まれる内容の要旨
Introduction www.ti.com 1 Introduction The TPS62065-67EVM-347 is a fully assembled and tested pair of PCBs for evaluating the TPS62065 and TPS62067 2-A step-down converters. The EVM comes configured with both a TPS62065 IC and a TPS62067 IC; there are two PCBs, one for each respective step-down converter IC. 1.1 Features • Input voltage range: 3.0 V to 6.0 V • Adjustable output voltage: 0.8 V to VIN • Up to 2.0-A output current • 3-MHz switching frequency • Power Good output (TPS62067EVM only) •
ページ3に含まれる内容の要旨
www.ti.com TPS62056/67EVM Schematic 3 TPS62056/67EVM Schematic Figure 1 shows the TPS62065EVM schematic. Figure 2 illustrates the TPS62067EVM schematic. Figure 1. TPS62065EVM Schematic Figure 2. TPS62067EVM Schematic NOTE: These diagrams are provided for reference only. See Table 2, the Bill of Materials, for specific component values. 3 SLVU364–March 2010 TPS62065/67EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ4に含まれる内容の要旨
Connector and Test Point Descriptions www.ti.com 4 Connector and Test Point Descriptions 4.1 Enable Jumpers/Switches: TPS62065EVM 4.1.1 J10 VIN This header is the positive connection to the input power supply. The power supply must be connected between J10 and J12 (GND). The leads to the input supply should be twisted and kept as short as possible. The input voltage must be between 3.0 V and 6.0 V. 4.1.2 J11 S+/S– J11 S+/S– are the sense connections for the input of the converter. Connect a volt
ページ5に含まれる内容の要旨
www.ti.com Connector and Test Point Descriptions 4.1.9 J16 VOUT (SMA) This SMA connector is connected to the output voltage of the TPS62065. It can be used to easily analyze the noise spectrum of the output voltage with a spectrum analyzer. By default, J16 is not assembled on the EVM. 4.2 Enable Jumpers/Switches: TPS62067EVM 4.2.1 J20 VIN This header is the positive connection to the input power supply. The power supply must be connected between J10 and J12 (GND). The leads to the input supply s
ページ6に含まれる内容の要旨
J13 J14 J15 Test Configuration www.ti.com 4.2.8 JP20 EN This jumper enables/disables the TPS62067 device on the EVM. Shorting jumper JP20 between the center pin and On turns on the unit. Shorting the jumper between center pin and Off turns the unit off. A 1-M Ω pull-up resistor is connected between VIN and EN. Removing jumper JP20 also turns on the converter. 4.2.9 J27 VOUT (SMA) This SMA connector is connected to the output voltage of the TPS62067. It can be used to easily analyze the noise spe
ページ7に含まれる内容の要旨
www.ti.com Test Configuration 5.2 Testing Procedure Follow these procedures when configuring the EVM for testing. CAUTION Many of the components on the TPS62065/67EVM-347 are susceptible to damage by electrostatic discharge (ESD). Customers are advised to observe proper ESD handling precautions when unpacking and handling the EVM, including the use of a grounded wrist strap, bootstraps, or mats at an approved ESD workstation. An electrostatic smock and safety glasses should also be worn. 1. Conn
ページ8に含まれる内容の要旨
TPS62065/67EVM Test Data www.ti.com 6 TPS62065/67EVM Test Data Figure 4 through Figure 11 present typical performance curves for the TPS62065/67EVM. Actual performance data can be affected by measurement techniques and environmental variables; therefore, these curves are presented for reference and may differ from actual results obtained by some users. 6.1 Efficiency Figure 4 shows the typical efficiency performance for the TPS62065 and TPS62067. EFFICIENCY vs LOAD CURRENT 100 95 90 85 80 75 70
ページ9に含まれる内容の要旨
www.ti.com TPS62065/67EVM Test Data 6.3 Start-up and Shutdown: TPS62067 Figure 6 and Figure 7 illustrate the typical start-up and shutdown behavior, respectively, for the TPS62067, using the TPS62067EVM. TPS62067 Startup 2 V/div 2 V/div 1 A/div V = 4.2 V IN V = 3.3 V OUT Load = 2R2 2 V/div PG Pull-up Resistor = 10 kW Time (100ms/div) Conditions: VIN = 4.2 V, V = 3.3 V OUT Figure 6. TPS62067 Startup into 2.2- Ω Load TPS62067 Shutdown 2 V/div V = 4.2 V IN V = 3.3 V OUT Load = No Load PG Pull-up Re
ページ10に含まれる内容の要旨
TPS62065/67EVM Test Data www.ti.com 6.4 Output Voltage Ripple (Power-Save Mode) Figure 8 and Figure 9 show the typical output voltage ripple for the TPS62065 in PFM and PWM modes, respectively, with the TPS62065EVM. TYPICAL OUTPUT VOLTAGE RIPPLE (PFM MODE) I = 20 mA L = 1.2mH V = 3.6 V IN OUT C = 10mF MODE = GND V = 1.8 V OUT V : OUT OUT 50 mV/div SW: 2 V/div I : COIL 200 mA/div Time (4ms/div) Figure 8. TPS62065 Output Voltage Ripple (PFM Mode) TYPICAL OUTPUT VOLTAGE RIPPLE (PWM MODE) V : OUT 50
ページ11に含まれる内容の要旨
www.ti.com TPS62065/67EVM Test Data 6.5 Control Loop Bode Diagrams: TPS62065 Figure 10 and Figure 11 illustrate typical TPS62065 gain and phase performance versus frequency at VIN = 3.6 V and 5.0 V, respectively, using the TPS62025EVM. Conditions: VIN = 3.6 V, VOUT = 1.8 V, I = 1.6 A; bandwidth: 224 kHz, phase margin: 59° OUT Figure 10. TPS62065 Gain and Phase vs Frequency Conditions: VIN = 5.0 V, VOUT = 1.8 V, I = 1.6 A; bandwidth: 271 kHz, phase margin: 54° OUT Figure 11. TPS62065 Gain and Pha
ページ12に含まれる内容の要旨
TPS62065/67EVM-347 Assembly Drawings and Layout www.ti.com 7 TPS62065/67EVM-347 Assembly Drawings and Layout Figure 12 through Figure 16 show the design of the TPS62065/67EVM-347 printed circuit boards. This EVM has been designed using a four-layer, 1-ounce copper-clad PCB (3.81 cm by 4.57 cm) with all components in an active area on the top side of the board. All active traces to the top and bottom layers to allow the user to easily view, probe, and evaluate the TPS62025/67 control ICs in a pra
ページ13に含まれる内容の要旨
www.ti.com TPS62065/67EVM-347 Assembly Drawings and Layout 38.10 mm (1.50 inch) 38.10 mm (1.50 inch) 45.72 mm (1.80 inch) Figure 12. TPS62065/67EVM Component Placement (Top View) 13 SLVU364–March 2010 TPS62065/67EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ14に含まれる内容の要旨
TPS62065/67EVM-347 Assembly Drawings and Layout www.ti.com Figure 13. TPS62065/67EVM Top-Side Copper (Top View) 14 TPS62065/67EVM SLVU364–March 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ15に含まれる内容の要旨
www.ti.com TPS62065/67EVM-347 Assembly Drawings and Layout Figure 14. TPS62065/67EVM Internal Layer 2 (X-Ray View, from Top) 15 SLVU364–March 2010 TPS62065/67EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ16に含まれる内容の要旨
TPS62065/67EVM-347 Assembly Drawings and Layout www.ti.com Figure 15. TPS62065/67EVM Internal Layer 1 (X-Ray View, from Top) 16 TPS62065/67EVM SLVU364–March 2010 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ17に含まれる内容の要旨
www.ti.com TPS62065/67EVM-347 Assembly Drawings and Layout Figure 16. TPS62065/67EVM Bottom-Side Copper (Bottom View) 17 SLVU364–March 2010 TPS62065/67EVM Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated
ページ18に含まれる内容の要旨
Bill of Materials www.ti.com 8 Bill of Materials Table 2 lists the bill of materials for the TPS62065/67EVM. (1)(2)(3)(4) Table 2. TPS62065/67EVM Bill of Materials Count RefDes Value Description Size Part Number MFR 2 C10, C20 22 mF Capacitor, ceramic, 10 V, X7R, 10% 1210 GRM32ER71A226K MuRata 2 C11, C21 22 pF Capacitor, ceramic, 10 V, NGO, 5% 0603 Standard Standard C12, C13, GRM188R60J106ME47 4 10 mF Capacitor, ceramic, 6.3 V, X5R, 20% 0603 muRata C22, C23 D GRM188R60J106ME47 0 C14, C24 Open Ca
ページ19に含まれる内容の要旨
Evaluation Board/Kit Important Notice Texas Instruments (TI) provides the enclosed product(s) under the following conditions: This evaluation board/kit is intended for use for ENGINEERING DEVELOPMENT, DEMONSTRATION, OR EVALUATION PURPOSES ONLY and is not considered by TI to be a finished end-product fit for general consumer use. Persons handling the product(s) must have electronics training and observe good engineering practice standards. As such, the goods being provided are not intended to be
ページ20に含まれる内容の要旨
IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the t
