ページ1に含まれる内容の要旨
MF1574-01
CMOS 32-BIT SINGLE CHIP MICROCOMPUTER
S1C33L03
Technical Manual
S1C33L03 PRODUCT PART
S1C33L03 FUNCTION PART
ページ2に含まれる内容の要旨
NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level re
ページ3に含まれる内容の要旨
S1C33L03 Technical Manual This manual describes the hardware specifications of the Seiko Epson original 32-bit microcomputer S1C33L03. S1C33L03 PRODUCT PART Describes the hardware specifications of the S1C33L03 except for details of the peripheral circuits. S1C33L03 FUNCTION PART Describes details of all the peripheral circuit blocks for the S1C33 Family microcomputers. Refer to the "S1C33000 Core CPU Manual" for details of the S1C33000 32-bit RISC CPU. Configuration of product number Devices S1
ページ4に含まれる内容の要旨
ページ5に含まれる内容の要旨
TABLE OF CONTENTS S1C33L03 PRODUCT PART Table of Contents 1Outline.....................................................................................................................................A-1 1.1Features.....................................................................................................................................A-1 1.2Block Diagram ...........................................................................................................................A-3 1.3Pi
ページ6に含まれる内容の要旨
TABLE OF CONTENTS Appendix A External Device Interface Timings.......................................... A-113 A.1DRAM (70ns)........................................................................................................................ A-114 A.2DRAM (60ns)........................................................................................................................ A-117 A.3ROM and Burst ROM...........................................................................
ページ7に含まれる内容の要旨
TABLE OF CONTENTS S1C33L03 FUNCTION PART Table of Contents IOUTLINE I-1 INTRODUCTION ............................................................................................................ B-I-1-1 I-2 BLOCK DIAGRAM......................................................................................................... B-I-2-1 I-3 LIST OF PINS.................................................................................................................B-I-3-1 List of External I/O Pins.....
ページ8に含まれる内容の要旨
TABLE OF CONTENTS Bus Clock..................................................................................................................................B-II-4-17 Bus Speed Mode ..........................................................................................................B-II-4-18 Bus Clock Output..........................................................................................................B-II-4-18 Bus Cycles in External System Interface...............................
ページ9に含まれる内容の要旨
TABLE OF CONTENTS III PERIPHERAL BLOCK III-1 INTRODUCTION.........................................................................................................B-III-1-1 III-2 PRESCALER............................................................................................................... B-III-2-1 Configuration of Prescaler.........................................................................................................B-III-2-1 Source Clock ....................................
ページ10に含まれる内容の要旨
TABLE OF CONTENTS III-7 CLOCK TIMER ............................................................................................................B-III-7-1 Configuration of Clock Timer.....................................................................................................B-III-7-1 Control and Operation of the Clock Timer................................................................................B-III-7-2 Interrupt Function...........................................................
ページ11に含まれる内容の要旨
TABLE OF CONTENTS IV ANALOG BLOCK IV-1 INTRODUCTION .........................................................................................................B-IV-1-1 IV-2 A/D CONVERTER.......................................................................................................B-IV-2-1 Features and Structure of A/D Converter .................................................................................B-IV-2-1 I/O Pins of A/D Converter.................................................
ページ12に含まれる内容の要旨
TABLE OF CONTENTS VI SDRAM CONTROLLER BLOCK VI-1 INTRODUCTION......................................................................................................... B-VI-1-1 VI-2 SDRAM INTERFACE ................................................................................................. B-VI-2-1 Outline of SDRAM Interface......................................................................................................B-VI-2-1 SDRAM Controller Block Diagram.............................
ページ13に含まれる内容の要旨
TABLE OF CONTENTS Virtual Screen and View Port .................................................................................... B-VII-2-23 Inverting and Blanking the Display............................................................................ B-VII-2-25 Portrait Mode ............................................................................................................. B-VII-2-25 Power Save..........................................................................................
ページ14に含まれる内容の要旨
ページ15に含まれる内容の要旨
S1C33L03 PRODUCT PART
ページ16に含まれる内容の要旨
ページ17に含まれる内容の要旨
1 OUTLINE A-1 1 Outline The S1C33L03 is a Seiko Epson original 32-bit microcomputer with a built-in LCD controller. It features high speed, low power and low-voltage operation and is most suitable for portable equipment that needs display function, such as information terminals, E-mail terminals, electronic dictionaries. The S1C33L03 consists of the S1C33000 32-bit RISC type CPU as the core, a bus control unit, a DMA controller, an interrupt controller, an LCD controller, an SDRAM controller, t
ページ18に含まれる内容の要旨
1 OUTLINE Interrupt controller: Possible to invoke DMA Input interrupt 10 types (programmable) DMA controller interrupt 5 types 16-bit programmable timer interrupt 12 types 8-bit programmable timer interrupt 4 types Serial interface interrupt 6 types A/D converter interrupt 1 type Clock timer interrupt 1 type General-purpose input Shared with the I/O pins for internal peripheral circuits and output ports: Input port 13 bits I/O port 29 bits External bus interface BCU (bus control unit) built-in
ページ19に含まれる内容の要旨
1 OUTLINE A-1 1.2 Block Diagram VDD VSS S1C33L03 VDDE A[23:0] #RESET D[15:0] #NMI #RD S1C33000 #X2SPD #WRL/#WR/#WE ICEMD #WRH/#BSH DSIO #HCAS, #LCAS, #RAS[1:0] CPU Core EA10MD[1:0] #CE10EX, #CE[9:3] BCLK #EMEMRD #BUSREQ(P34) #WAIT(P30) Bus Control Unit #BUSACK(P35) #DRD(P20), #DWE/#SDWE(P21) #BUSGET(P31) #GAAS(P21), #GARD(P31) DST[2:0](P10–12) #SDCE[1:0] SDRAM Controller DPCO(P13) #SDCAS, #SDRAS DCLK(P14) SDA10, SDCKE, HDQM, LDQM OSC3 OSC4 Interrupt OSC3/PLL PLLS[1:0] Controller PLLC 16-bit E
ページ20に含まれる内容の要旨
1 OUTLINE 1.3 Pin Description 1.3.1 Pin Layout Diagram (plastic package) QFP20-144pin 108 73 109 72 INDEX 144 37 1 36 No. Pin name No. Pin name No. Pin name No. Pin name 1 P22/TM0 37 K54/#DMAREQ3 73 P32/#DMAACK0/#SRDY3/HDQM 109 A21 2 P23/TM1 38 K53/#DMAREQ2 74 P31/#BUSGET/#GARD/GPIO2 110 A22 3 VSS 39 K52/#ADTRG 75 P30/#WAIT/#CE4&5 111 A23 4 P24/TM2/#SRDY2 40 K51/#DMAREQ1 76 #LCAS/#SDRAS 112 PLLS1 5 P25/TM3/#SCLK2 41 K50/#DMAREQ0 77 #HCAS/#SDCAS 113 PLLS0 6 P26/TM4/SOUT2 42 #WRH/#BSH 78 VDD 114
