Instruction d'utilisation AMD Phenom II

Résumé du contenu de la page N° 1

Family 10h
AMD Phenom™ II Processor
Product Data Sheet
Publication # 46878
Revision: 3.04
Issue Date: February 2009
Advanced Micro Devices

Résumé du contenu de la page N° 2

© 2009 Advanced Micro Devices, Inc. All rights reserved. The contents of this document are provided in connection with Advanced Micro Devices, Inc. (“AMD”) products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. The information contained herein may be of a preliminary or advance nature and is subject to change

Résumé du contenu de la page N° 3

PID:46878 Rev:3.04 - February 2009 Family 10h AMD Phenom™ II Processor Product Data Sheet Revision History Date Revision Description February 2009 3.04 Second Public Release • Updated brand-specific image on front page • Added AM3 package and Socket AM3 Socket Infrastructure • Added support for DDR3 SDRAM, up to 667 MHz • Increased HyperTransport™ 3.0 max data rate to 4400 MT/s • Added triple-core option • Updated L3 configuration • Removed statement about miscellaneous IO signals January 2009 3

Résumé du contenu de la page N° 4

PID:46878 Rev:3.04 - February 2009 Family 10h AMD Phenom™ II Processor Product Data Sheet 1 Family 10h AMD Phenom™ II Processor Features The following is a list of features and capabilities of the Family 10h AMD Phenom™ II processor. • Compatible with Existing 32-Bit Code Base • Including support for SSE, SSE2, SSE3, SSE4a, ABM, MMX™, 3DNow!™ technology and legacy x86 instructions • Runs existing operating systems and drivers • Local APIC on the chip • AMD64 Technology • AMD64 technology instru

Résumé du contenu de la page N° 5

PID:46878 Rev:3.04 - February 2009 Family 10h AMD Phenom™ II Processor Product Data Sheet • System Management Mode (SMM) • ACPI-compliant, including support for processor performance states • Supported power states: C0, C1, C1E, S0, S1, S3, S4, S5 • Electrical Interfaces • DDR2 SDRAM: SSTL_1.8 per JEDEC specification • DDR3 SDRAM: Compliant to JEDEC DDR3 1.5-V SDRAM specification • Refer to the AMD Family 10h Processor Electrical Data Sheet, order# 40014, for electrical details of AMD Family 10

Résumé du contenu de la page N° 6

PID:46878 Rev:3.04 - February 2009 Family 10h AMD Phenom™ II Processor Product Data Sheet 2 Compatible Socket Infrastructures Refer to the AMD Infrastructure Roadmap, order# 41842 for information on platform feature implications of package and socket infrastructure combinations. Family 10h AMD Phenom™ II processors support the following socket infrastructures: • Socket AM2r2 Socket Infrastructure • Compatible with AM2, AM2r2, and AM3 package processors • Refer to the AM2r2 Processor Functional