Résumé du contenu de la page N° 1
Programmer’s
Guide
October 1996 Network Business Products
Résumé du contenu de la page N° 2
Printed in U.S.A., October 1996 SPWU013A L411001–9761 revision A
Résumé du contenu de la page N° 3
Résumé du contenu de la page N° 4
ThunderLAN Programmer’s Guide TNETE100A, TNETE110A, TNETE211 Literature Number: SPWU013A Manufacturing Part Number: L411001-9761 revision A October 1996
Résumé du contenu de la page N° 5
Running Title—Attribute Reference IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance
Résumé du contenu de la page N° 6
Preface Read This First About This Manual The ThunderLAN Programmer’s Guide assists you in using the following implementations of ThunderLAN networking hardware: TNETE100A Ethernet controller TNETE110A Ethernet controller TNETE211 100 VG-AnyLAN physical media interface (PMI) How to Use This Manual The goal of this book is to assist you in the development of drivers for the ThunderLAN controllers. This document contains the following chapters: Chapter 1, ThunderLAN Overview, describes s
Résumé du contenu de la page N° 7
Notational Conventions Notational Conventions This document uses the following conventions: Program listings, program examples, and interactive displays are shown in a special font. Examples use a bold version of the special font for emphasis. Here is a sample program listing: 11 0005 0001 .field 1, 2 12 0005 0003 .field 3, 4 13 0005 0006 .field 6, 3 14 0006 .even A lower case ‘x’ in a number indicates that position can be anything (don’t care). Here are some examples: 0x00 0x0004 0x40
Résumé du contenu de la page N° 8
If You Need Assistance / Trademarks If You Need Assistance. . . World-Wide Web Sites TI Online http://www.ti.com Semiconductor PIC http://www.ti.com/sc/docs/pic/home.htm Networking Home Page http://www.ti.com/sc/docs/network/nbuhomex.htm North America, South America, Central America Product Information Center (PIC) (972) 644-5580 TI Literature Response Center U.S.A. (800) 477-8924 Software Registration/Upgrades (214) 638-0333 Fax: (214) 638-7742 U.S.A. Factory Repair/Hardware Upgrades (713)
Résumé du contenu de la page N° 9
Trademarks Trademarks Ethernet is a trademark of Xerox Corporation. ThunderLAN and Adaptive Performance Optimization are trademarks of Texas Instruments Incorporated. vi
Résumé du contenu de la page N° 10
Contents Contents 1 ThunderLAN Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1 1.1 ThunderLAN Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2 1.2 Networking Protocols . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-3 1.3 PCI Interface . . . . . . . . . . . . . . . . . . . . . .
Résumé du contenu de la page N° 11
Contents 4.4.1 No Interrupt (Invalid Code). Int_type = 000b . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-7 4.4.2 Tx EOF Interrupt. Int_type = 001b . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-7 4.4.3 Statistics Overflow Interrupt. Int_type = 010b . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8 4.4.4 Rx EOF Interrupt. Int_type = 011b . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-8 4.4.5 Dummy Interrupt. Int_ty
Résumé du contenu de la page N° 12
Contents A.1.13 PCI Memory Base Address Register (@ 14h) . . . . . . . . . . . . . . . . . . . . . . . . . . . A-8 A.1.14 PCI BIOS ROM Base Address Register (@ 30h) . . . . . . . . . . . . . . . . . . . . . . . . A-8 A.1.15 PCI NVRAM Register (@ 34h) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-8 A.1.16 PCI Interrupt Line Register (@ 3Ch) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-9 A.1.17 PCI Interrupt Pin Register (@ 3Dh) . . .
Résumé du contenu de la page N° 13
Contents B TNETE211 100VG-AnyLAN Demand Priority Physical Media Independent (PMI) Interface B-1 B.1 100VG-AnyLAN Training . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-2 B.2 TNETE211 Register Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-6 B.2.1 PHY Generic Control Register–GEN_ctl @ 0x0 . . . . . . . . . . . . . . . . . . . . . . . . . B-7 B.2.2 PHY Generic Status Register –GEN
Résumé du contenu de la page N° 14
Figures Figures 1–1 The ThunderLAN Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2 1–2 PCI Bus Byte Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-5 2–1 How ThunderLAN Registers are Addressed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-2 2–2 The PCI Configuration Space Registers . . . . . . . . . . . . . . . . . . . .
Résumé du contenu de la page N° 15
Tables Tables 2–1 ThunderLAN EEPROM Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-30 4–1 Adapter Check Bit Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-11 4–2 Adapter Check Failure Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-12 4–3 Relevance of Error Status Bits for Adapter Check Failure Codes . . . . . .
Résumé du contenu de la page N° 16
Tables A–25 ThunderLAN PHY Status Register Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . A-50 B–1 PHY Generic Control Register Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-7 B–2 PHY Generic Status Register Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-8 B–3 ThunderLAN PHY Control Register Bits . . . . . . . . . . . . . . . . . . . . . . . . . .
Résumé du contenu de la page N° 17
xiv
Résumé du contenu de la page N° 18
Running Title—Attribute Reference Chapter 1 ThunderLAN Overview The ThunderLAN family consists of highly integrated, single-chip networking hardware. It uses a high-speed architecture that provides a complete peripher- al component interconnect (PCI)- to-10Base-T/AUI (adapter unit interface) Ethernet solution. It allows the flexibility to handle 100M-bps Ethernet proto- cols as the user’s networking requirements change. The TNETE100A, one implementation of the ThunderLAN architecture, is an int
Résumé du contenu de la page N° 19
ThunderLAN Architecture 1.1 ThunderLAN Architecture Figure 1–1. The ThunderLAN Controller LAN FIFO registers PHY 802.3 PCI LAN PCI Bus controller controller Multiplexed SRAM 100M-bps MII An integrated PHY provides interface functions for 10Base-T carrier sense multiple access/collision detect (CSMA/CD) (Ethernet). A MII is used to com- municate with the integrated PHY. The PHY is an independent module from the rest of the ThunderLAN controller. This allows the PHY to be reset and placed in a pow
Résumé du contenu de la page N° 20
Networking Protocols 1.2 Networking Protocols The MII also allows freedom in choosing a networking protocol. It allows the use of standard 100M bps CSMA/CD PHY chips. ThunderLAN uses these sig- nal lines to interface to an external 100M bps demand priority PHY. This gives ThunderLAN the flexibility necessary to handle 10Base-T, 10Base-2, 10Base-5 AUI, 100Base-TX, 100Base-T4, 100Base-FX, and 100VG-AnyLAN today, while supporting emerging technologies. ThunderLAN is designed to simplify the softwa
