Inhaltszusammenfassung zur Seite Nr. 1
HP ProLiant DL580 G7server technology
Technology brief
Introduction......................................................................................................................................... 2
Environments for the DL580 G7............................................................................................................. 3
Operating systems and Virtualization software........................................................................................ 3
Comparison betwe
Inhaltszusammenfassung zur Seite Nr. 2
Introduction The seventh generation HP ProLiant DL580 Server series stands out as a major advancement over earlier generations of four-socket servers. The DL580 G7 (Figure 1) features improved HP architecture, advanced RAS features, enhanced HP Integrated Lights-Out (iLO 3) remote management capabilities, and the latest technology- based hardware options. The DL580 G7 also gives you excellent system performance using Intel® Xeon® E7 series processors, and the 7500 series memory architecture, a l
Inhaltszusammenfassung zur Seite Nr. 3
The DL580 G7 uses HP’s leading “Sea of Sensors” technology to track and manage the temperature and health of both individual subsystems and field-replaceable units (FRU). At a reduced level of power and noise, a set of four redundant (3+1) fans run efficiently and cool the DL580 G7 reliably. The reliability, serviceability, and manageability features in the server have improved with the development of components, interconnect fault tolerance, structured design and validation as well as the renew
Inhaltszusammenfassung zur Seite Nr. 4
better performance of multithreaded applications and more resources for virtual machines. The Intel® Xeon® Processor 7500 series support up to 8 cores (16 hyperthreads) per processor. Memory—With the support for a new Memory Cartridge and 32 GB DDR3 DIMM, the DL580 G7 supports 2TB of memory capacity. In addition, by supporting low-voltage DIMMs, the DL580 G7 reduces power consumption when compared with previous generations. Expansion Slots—The DL580 G7 features PCI Express Gen 2.0. This achi
Inhaltszusammenfassung zur Seite Nr. 5
Base : 4 PCI-E 1.1 x8, 4 PCI-E 1.1 x4 2 PCI-E 2.0 x16, 3 PCI-E 2.0 x8 Optional Mezzanines Optional Mezzanines 3 PCI-X 100MHz Option 1: 2 PCI-E 2.0 x16, 4 PCI- 3 PCI-E 1.1 x8 E 2.0 x8 Up to 11 slots supported; slots 9- Option 2: 1 PCI-E 2.0 x16, 2 PCI- 11 low profile** E 2.0 x8, 1 PCI-E 2.0 x4, 2 PCI-X USB Ports Front: USB (2) Front: USB (2) Rear: USB (2) Rear: USB (2) Internal: USB (1)/ SD slot (1) Internal: USB (1) Redundancy Fan: Hot-Plug, N+1 redundant Fans: (6) Hot-Plug redundant fans fans P
Inhaltszusammenfassung zur Seite Nr. 6
multithreaded applications and provides more resources for virtual machines. The Xeon 7500 series processor supports up to eight cores (16 hyperthreads) per processor. The Intel 7500 chipset Up to 2.0TB (32 GB DDR3 DIMMs) with a new (E7) Memory Cartridge Five PCIe 2.0 slots are standard, with the choice of adding one of two optional Mezzanine modules. One option provides PCI-X slots; the other option provides additional PCIe slots. NC375i Quad Port GbE Multifunction NIC; optional Dual Po
Inhaltszusammenfassung zur Seite Nr. 7
Figure 2. HP ProLiant DL580 G7 architecture 7
Inhaltszusammenfassung zur Seite Nr. 8
Memory Subsystem Architecture The HP ProLiant DL580 G7 provides a 2TB memory footprint and supports up to 64 DDR3 RDIMMs. Each of the server’s four processors receives 16 RDIMM sockets in two easily serviceable memory cartridges. The DL580 G7 supports 2, 4, 8, 16, and 32GB RDIMMs. The server incorporates four processors. Each processor contains two memory controllers as shown above in Figure 2. Each memory controller has two Scalable Memory Interface (SMI) links operating in lockstep. Each SMI l
Inhaltszusammenfassung zur Seite Nr. 9
Figure 3: Hemisphere vs. Non-Hemisphere populations 9
Inhaltszusammenfassung zur Seite Nr. 10
The above Non-Hemisphere Example 5 and Example 6 illustrate: Each memory controller must have a memory cartridge DIMM configurations of each memory cartridge connected to controller 1 and 2 of a processor must be identical. Note that “Example 4” is a Hemisphere configuration. The two cartridges connected to each processor share identical configurations, but Cartridge 1 and Cartridge 2 are not identical to Cartridge 3 and Cartridge 4. Increasing memory performance For improved performance, su
Inhaltszusammenfassung zur Seite Nr. 11
Populate each DDR3 channel in each memory cartridge. To achieve this, the minimum DIMM count per cartridge is four DIMMs installed in DIMM pair locations A and B. This is the second largest contributor to performance. Use dual-rank DIMMs for significantly better performance than that of single-rank DIMMs. Quad-rank DIMMs provide a greater performance boost. The number of ranks per DIMMs is the third largest contributor to performance. Use all installed processors in Hemisphere mode for the
Inhaltszusammenfassung zur Seite Nr. 12
When the system enables online sparing, the first ranked DIMM pair of 1A/8A are set aside as the sparing ranks, reducing available memory. If a DIMM rank on either of the SMI buses exceeds its correctable ECC threshold, the contents of the failing DIMM ranks go to the spare DIMM ranks. Once the copy is complete, all memory accesses to the previous failing DIMM ranks go to the spare DIMM ranks. During normal operation, there is no performance penalty for rank-sparing. Upon detection of a frequent
Inhaltszusammenfassung zur Seite Nr. 13
Figure 4. DL580 G7 memory expansion boards DL580 G7 Memory Boards DIMM DIMM (Front of Chassis) Board 1 Board 2 Processor 1 Processor 2 Processor 3 Processor 4 DDR3 RDIMM DDR3 RDIMM DDR3 RDIMM DDR3 RDIMM Voltage Regulators DDR DDR (VRDs) DDR3 RDIMM DDR3 RDIMM DDR3 RDIMM DDR3 RDIMM PCIe Type Connector 13 Board 3 Board 4 Board 5 Board 6 Board 7 Board 8
Inhaltszusammenfassung zur Seite Nr. 14
In memory expansion architecture, each processor has two embedded memory controllers. Each memory controller controls two high-speed scalable memory interfaces (SMI). Each SMI link expands to two DDR3 buses via a scalable memory buffer (SMB). Each memory controller runs its two SMI links in lockstep. Memory expansion architecture furnishes a level of fault tolerance to sustain the failure of any DRAM device within any pair of lockstep DIMMs. This memory subsystem design supplies enhanced perform
Inhaltszusammenfassung zur Seite Nr. 15
I/O technologies The DL580 G7 supports up to eleven I/O full length, full height expansion slots with the available option cards installed. The standard configuration includes five slots, 2 PCIe x8 2.0 and 3 PCIe x4 2.0. Two optional cards are available: Option No. 1, Standard PCIe 1 PCIe 2.0 x4, 1 PCIe 1.0 x4 and 4PCIe 2.0 x8 Option No. 2, Combination PCI—X, PCIe and 300W GPU 2 PCI-X 64 bit, 1PCIe 2.0 X4, 2PCIe 2.0 X16 PCIe 2.0 (Gen 2) is an expansion bus technology that arises from earlier
Inhaltszusammenfassung zur Seite Nr. 16
Refer above to the Figure 2 block diagram for details and below to Tables 1, 2 and 3 for slot assignments. Table 1. Main I/O Board Standard Expansion Slots NOTE: Up to 11 slots supported; all full-length-full-height. Standard: 2 PCI-E 2.0 x8, 3 PCI-E 2.0 x4. Expansion Slot Connector Bus / Dev Technology Width Form Factor Notes # Width* Number** 1 N/A N/A N/A N/A N/A N/A 2 N/A N/A N/A N/A N/A N/A 3 N/A N/A N/A N/A N/A N/A 4 N/A N/A N/A N/A N/A 5 N/A N/A N/A N/A N/A 6 N/A N/A N/A N/A N/A PCI Expre
Inhaltszusammenfassung zur Seite Nr. 17
PCI Express 11 x8 x16 0/05 FH/FL Gen2 * Default bus assignment. Inserting cards with PCI bridges may alter the actual bus assignment number. ** Slots enumerated differently based on OS. MS OS's enumerate from lowest to highest Device ID by bus (starting with the lowest bus). FL= Full length; FH = Full height; LP = low profile. Table 3. Expansion Slots With I/O Expander (Standard PCI-e Option) Expansion Slot Connector Bus / Dev Technology Width Form Factor Notes # Width* Number** PCI Express 1 x4
Inhaltszusammenfassung zur Seite Nr. 18
key for RAID 6 and 6 +0. The SA-P410i supports up to eight drives and up to 4.8 TB of storage (8 x 600 GB HDD). It also supports tape storage. On the SA-P410i, a flash-backed write cache (FBWC) module comes standard with either 512 MB or1 GB, depending on the model. Battery-backed write cache (BBWC) modules are also available on factory-configured systems. In the event of a controller or server failure, you can remove the BBWC equipped Smart Array cache from the SA-P410i and place it on another
Inhaltszusammenfassung zur Seite Nr. 19
Serial Attached SCSI Serial Attached SCSI (SAS) leverages a common electrical and physical connection interface with Serial ATA (SATA). It supports logical SCSI compatibility along with SCSI reliability, performance and manageability. SAS provides investment protection in compatible SCSI software and middleware. It offers the choice of direct-attach storage devices (SAS or SATA). In addition, SAS allows greater performance, longer cabling distances, smaller form factors and greater addressabilit
Inhaltszusammenfassung zur Seite Nr. 20
Jumbo Frames Jumbo frames (also known as extended frames) permit a 9K byte transmission unit (MTU), which is six times the size of a standard 1500-byte Ethernet frame. The NC375i supports jumbo frames to achieve higher throughput and better CPU utilization. Jumbo frames are particularly useful for database transfers and tape backups. Server management technologies The DL580 G7ships standard with sever management capabilities. HP Insight Control HP Insight Control gives you more control over your
