Inhaltszusammenfassung zur Seite Nr. 1
CPMC-1553R
User’s Guide
Inhaltszusammenfassung zur Seite Nr. 2
CPMC-1553R User’s Guide CA.DT.356-0e MARCH, 2002
Inhaltszusammenfassung zur Seite Nr. 3
Corporate Headquarters USA Headquarters 150, rue Marcellin Berthelot 1203 New Hope Road ZI Toulon-Est BP 244 Raleigh - NC 27610 83078 TOULON Cedex 9 USA France Tel : +1 - (800) 848 2330 Tel : +33 - (0) 4 94 16 34 00 Tel : +1 - (919) 231 8000 Fax : +33 - (0) 4 94 16 34 01 Fax : +1 - (919) 231 8001 International Sales United Kingdom Department Cornwell Business Park 67, rue du Charles De-Gaulle 31 Salthouse Road Brackmills 78350 JOUY-EN-JOSAS Northampton D NN4 7EX France United Kingdom Tel : +33 -
Inhaltszusammenfassung zur Seite Nr. 4
Table of Contents Chapter 1 Introduction................................................................................................................................1-1 1.1 Manual Overview.......................................................................................................................1-1 1.2 CPMC-1553R Features..............................................................................................................1-2 1.3 CPMC-1553R Options...........................
Inhaltszusammenfassung zur Seite Nr. 5
Chapter 1 − − Introduction − − 1.1 Manual Overview This manual describes the CPMC-1553R board from Thales Computers. Chapter 1 summarizes the board’s features and provides installation instructions. Chapter 2 describes its functional characteristics. Appendix A is a list of the abbreviations used in this manual. This manual uses the following terminology conventions: • Addresses and signal names are shown in capital letters. • An asterisk* after a signal name indicates active low. • Hexadeci
Inhaltszusammenfassung zur Seite Nr. 6
1.2 CPMC-1553R Features The CPMC-1553R is a single, conduction-cooled, PMC card with two dual-redundant MIL-STD-1553 Buses. The card has the following features: • Two ILC-DDC BU-61688 Mini-ACE MIL-STD-1553 interface devices (single version available) - 64kBx16 shared RAM - Fully integrated MIL-STD1553 A/B - Bus Controller (BC)/ Remote Terminal (RT)/Monitor Terminal (MT) configurable through software - Direct or transformer coupled interfaces - Internal time tag register - Interrupt status reg
Inhaltszusammenfassung zur Seite Nr. 7
1.3 CPMC-1553R Options Figure 2 shows the standard options available for the CPMC-1553R. CPMC-1553R-__ __ Environment Industrial/-SA ................................................................................. I Rugged/-RA....................................................................................R Militarized/-RC .............................................................................. M Channels 1 Channel
Inhaltszusammenfassung zur Seite Nr. 8
Chapter 2 − − Operation − − 2.1 Functional Description The CPMC-1553R is a PMC card with one or two, dual-redundant MIL-STD-1553B buses, eight user inputs, and eight user outputs. The board interfaces to the user I/O through the PMC connector Pn4. Two PMC connectors, Pn1 and Pn2 provide a direct connection to the PCI Bus. The Altera FLEX10 Programmable Logic Device (PLD) and the ILC-DDC Mini-ACE Device provide the interface between the PCI bus and the MIL-STD-1553B bus. Each MIL-STD-1553B b
Inhaltszusammenfassung zur Seite Nr. 9
2.2 PCI Bus Interface An Altera FLEX10 PLD provides the interface between the PCI Bus and the ILC-DDC Mini-ACE device. The FLEX10 operates at 33MHz, is powered by 5V or 3.3V, has a 32-bit data path, and is compliant with the PCI Local Bus Specification, Revision 2.1. The CPMC-1553R is a target on the PCI Bus. 2.2.1 PCI Configuration Space The PCI configuration space consists of a block of 64 configuration DWORDS, of which, the first 16 are defined by the PCI Special Interest Group (PCI SIG).
Inhaltszusammenfassung zur Seite Nr. 10
Table 3. Summary of Implemented PCI Configuration Registers Address Default Value Register Name Read/Write (0x) (0x) Vendor ID 00 Read 151E Device ID 02 Read 0001 Command Register 04 Read/Write 0000 Status Register 06 Read/Write 0400 Revision ID 08 Read 03 or higher Class Code 09 Read 078000 Header Type 0E Read 00 Base Address Register 0 10 Read/Write FFFC0000 Base Address Register 1 14 Read/Write FFFFF000 Subsystem Vendor ID 2C Read 151E Subsystem ID 2E Read 0001 Interrupt Line 3C Read/Write 0
Inhaltszusammenfassung zur Seite Nr. 11
2.2.1.4 Status Register The Status Register is a 16-bit read/write register that provides the status of bus- related events. Read transactions tell you the current status of the bits. The Status Register is cleared by writing a logic one to that bit. Writing a logic zero has no affect on the registers. The status register is defined in Table 5. The default value of the status register is 0x0400. Table 5. Status Register Definition Data Bit Mnemonic Read/Write Definition 8..0 Unused 10
Inhaltszusammenfassung zur Seite Nr. 12
2.2.1.8 Latency Timer Register The Latency Timer register is not supported. 2.2.1.9 Header Type Register The Header Type register is an 8-bit, read-only register that identifies the CPMC-1553R board as a single function device. This register returns a value of 0x00 when read. 2.2.1.10 Built-In Self Test Register The Built-In Self Test (BIST) Register is not supported. 2.2.1.11 Base Address Registers Each of the six Base Address Registers (BAR#) has identical attributes. Each BAR sho
Inhaltszusammenfassung zur Seite Nr. 13
2.2.1.15 Expansion ROM Base Address Register The Expansion ROM Base Address Register is not supported. 2.2.1.16 Interrupt Line Register The Interrupt Line Register is an 8-bit, read/write register that defines which system interrupt request line (on the system interrupt controller) the INTA* output is routed. The default value for this register is 0x00. 2.2.1.17 Interrupt Pin Register The Interrupt Pin Register is an 8-bit, read-only register that defines the PCI interrupt generated by
Inhaltszusammenfassung zur Seite Nr. 14
Table 7. Mapping of PCI Memory Space to ACE Internal Registers PCI Address ACE Address Read/Write Description (AD15..AD0) (ADDR15..ADDR0) 0000 0000 Read/Write ACE#1 – Interrupt Mask Register 0002 0001 Read/Write ACE#1 – Configuration Register #1 0004 0002 Read/Write ACE#1 – Configuration Register #2 0006 0003 Write ACE#1 – Start/Reset Register Read ACE#1 – BC/RT Command Stack Pointer Register 0008 0004 Read/Write ACE#1 – BC Control Word Register/RT Subaddress Control Word Register 000A 0005 Rea
Inhaltszusammenfassung zur Seite Nr. 15
Table 7. Mapping of PCI Memory Space to ACE Internal Registers - Continued PCI Address ACE Address Read/Write Description (AD15..AD0) (ADDR15..ADDR0) 0080 0000 Read/Write ACE#2 – Interrupt Mask Register 0082 0001 Read/Write ACE#2 – Configuration Register #1 0084 0002 Read/Write ACE#2 – Configuration Register #2 0086 0003 Write ACE#2 – Start/Reset Register Read ACE#2 – BC/RT Command Stack Pointer Register 0088 0004 Read/Write ACE#2 – BC Control Work Register/RT Subaddress Control Word Register 0
Inhaltszusammenfassung zur Seite Nr. 16
2.2.2.2 ACE Configuration and User I/O Register The ACE configuration used on the board can be read via PCI I/O space defined in BAR1, with an address offset of 0x0800. In addition, this register also provides the means for software to read the eight input bits and control the eight, open-drain output bits. The output bits are pulled to 5V using 4.7K ohm resistors. This register is defined in Table 8. Table 8. Signal Definition of Address 0x800, BAR 1 Data Bit Read/Write Definition 31..24 Re
Inhaltszusammenfassung zur Seite Nr. 17
2.2.2.4 ACE Reset Register This read/write register is accessible at 0x0808, BAR 1. Only bit 0 is used. After a PCI reset the register reads 0x00000001. To generate a reset to both ACE chips write a 0 to bit 0. A 0 holds both ACEs in reset. Write a 1 to bit D0 to unreset both ACEs. This register is provided only for test purposes and is not intended to be used as part of the normal CPMC-1553R operation. 2.2.2.5 ACE Memory Space The ACE memory space is mapped into the PCI memory space.
Inhaltszusammenfassung zur Seite Nr. 18
2.2.3 PCI I/O Space The PCI I/O space is not utilized by the CPMC-1553R board. 2.2.4 Interrupt A (INTA*) The CPMC-1553R board generates INTA* on the PCI Bus when either of the Mini-ACE devices generates an interrupt or an interrupt occurs from one of the user-defined input lines. The interrupt conditions are configurable through software. 2.3 MIL-STD-1553B Bus Each MIL-STD-1553B bus is implemented using an ILC-DDC Mini-ACE device with 64kB x 16 of shared RAM. This device can be set up, t
Inhaltszusammenfassung zur Seite Nr. 19
Table 11. Pn4 Signal Definitions Pin Signal Pin Signal 1 TX/RX-A_1_DIRECT 2 RTAD0_1 3 TX/RX-A_1*_DIRECT 4 TX/RX-A_1_TRANS 5 RTAD1_1 6 TX/RX-A_1*_TRANS 7 TX/RX-B_1_DIRECT 8 RTAD2_1 9 TX/RX-B_1*_DIRECT 10 TX/RX-B_1_TRANS 11 RTAD3_1 12 TX/RX-B_1*_TRANS 13 TX/RX-A_2_DIRECT 14 RTAD4_1 15 TX/RX-A_2*_DIRECT 16 TX/RX-A_2_TRANS 17 RTADP_1 18 TX/RX-A_2*_TRANS 19 TX/RX-B_2_DIRECT 20 GND 21 TX/RX-B_2*_DIRECT 22 TX/RX-B_2_TRANS 23 RTAD0_2 24 TX/RX-B_2*_TRANS 25 USER_INPUT0 26 RTAD1_2 27 USER_INPUT 1 28 USER
Inhaltszusammenfassung zur Seite Nr. 20
2.4 Power Requirements The CPMC-1553R uses 3.3 volts and 5 volts power. VIO, +12 volts, and –12 volts are not used. The 3.3 volt supply powers the PCI interface and the 5 volt supply powers each of the ACEs. Typical current draw is at 25°C at the “Typical” power voltages. The “Maximum” current draw is over the worse case condition is for of voltage and temperature. Table 12 shows the power specifications for the board. Note that I 5V0 each ACE installed. With two ACE chips installed do
