Inhaltszusammenfassung zur Seite Nr. 1
USB3280
Hi-Speed USB Device
PHY with UTMI Interface
Datasheet
PRODUCT FEATURES
Available in a 36-pin lead-free RoHS compliant (6 x 6
Applications
x 0.90mm) QFN package
The USB3280 is the ideal companion to any ASIC, SoC
Interface compliant with the UTMI specification
or FPGA solution designed with a UTMI Hi-Speed USB
(60MHz, 8-bit bidirectional interface)
device (peripheral) core.
Only one required power supply (+3.3V)
USB-IF “Hi-Speed” certified to USB 2.0 electrical The USB3280 is we
Inhaltszusammenfassung zur Seite Nr. 2
Hi-Speed USB Device PHY with UTMI Interface Datasheet ORDER NUMBER(S): USB3280-AEZG FOR 36-PIN, QFN LEAD-FREE ROHS COMPLIANT PACKAGE USB3280-AEZG-TR FOR 36-PIN, QFN LEAD-FREE ROHS COMPLIANT PACKAGE (TAPE AND REEL) Reel Size is 3000 pieces. 80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123 Copyright © 2007 SMSC or its subsidiaries. All rights reserved. Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applicat
Inhaltszusammenfassung zur Seite Nr. 3
Hi-Speed USB Device PHY with UTMI Interface Datasheet Table of Contents Chapter 1 General Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.1 Product Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Chapter 2 Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Chapter 3 Pinout . . . . .
Inhaltszusammenfassung zur Seite Nr. 4
Hi-Speed USB Device PHY with UTMI Interface Datasheet List of Figures Figure 2.1 USB3280 Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Figure 3.1 USB3280 Pinout - Top View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 3.2 USB3280 Pinout - Bottom View . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Figure 6.1
Inhaltszusammenfassung zur Seite Nr. 5
Hi-Speed USB Device PHY with UTMI Interface Datasheet List of Tables Table 4.1 System Interface Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Table 4.2 Data Interface Signals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Table 4.3 USB I/O Signals. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Inhaltszusammenfassung zur Seite Nr. 6
Hi-Speed USB Device PHY with UTMI Interface Datasheet Chapter 1 General Description The USB3280 provides the Physical Layer (PHY) interface to a USB 2.0 Device Controller. The IC is available in a 36-pin lead-free RoHS compliant QFN package. 1.1 Product Description The USB3280 is an industrial temperature USB 2.0 physical layer transceiver (PHY) integrated circuit. SMSC’s proprietary technology results in low power dissipation, which is ideal for building a bus powered USB 2.0 peripheral. The
Inhaltszusammenfassung zur Seite Nr. 7
XO XI VDD3.3 ] OPMODE[1:0 DATA[7:0] TXREADY RXVALID RXERROR Hi-Speed USB Device PHY with UTMI Interface Datasheet Chapter 2 Functional Block Diagram PLL and System 1.8V PWR XTAL OSC Clocking Regulator Control TX TX LOGIC RPU_EN 1.5kΩ TX State VPO Machine VMO FS Parallel to OEB TX Serial Conversion RESET HS_DATA Bit Stuff SUSPENDN HS_DRIVE_ENABLE HS XCVRSELECT NRZI HS_CS_ENABLE TX Encode TERMSELECT DP R DM LINESTATE[1:0] X CLKOUT RX FS SE+ LOGIC VP RX State TXVALID VM Machine FS SE- Serial t
Inhaltszusammenfassung zur Seite Nr. 8
Hi-Speed USB Device PHY with UTMI Interface Datasheet Chapter 3 Pinout 1 27 RXVALID XCVRSELECT DATA[0] TERMSELECT 2 26 DATA[1] TXREADY 3 25 USB2.0 SUSPENDN 4 24 DATA[2] USB3280 23 DATA[3] TXVALID 5 22 RESET 6 DATA[4] PHY IC 21 DATA[5] VDD3.3 7 20 DP 8 DATA[6] 19 DM 9 DATA[7] Figure 3.1 USB3280 Pinout - Top View EXPOSED GND PAD Figure 3.2 USB3280 Pinout - Bottom View The flag of the QFN package must be connected to ground. Revision 1.5 (11-15-07) 8 SMSC USB3280 DATASHEET VDD3.3 10 36 RBIAS 11
Inhaltszusammenfassung zur Seite Nr. 9
Hi-Speed USB Device PHY with UTMI Interface Datasheet Chapter 4 Interface Signal Definition Table 4.1 System Interface Signals ACTIVE NAME DIRECTION LEVEL DESCRIPTION RESET Input High Reset. Reset all state machines. After coming out of reset, must wait 5 rising edges of clock before asserting (RST) TXValid for transmit. See Section 7.8.3 XCVRSELECT Input N/A Transceiver Select. This signal selects between the FS (XSEL) and HS transceivers: 0: HS transceiver enabled 1: FS transceiver
Inhaltszusammenfassung zur Seite Nr. 10
Hi-Speed USB Device PHY with UTMI Interface Datasheet Table 4.2 Data Interface Signals ACTIVE NAME DIRECTION LEVEL DESCRIPTION DATA[7:0] Bidirectional High Data bus. 8-bit Bidirectional mode. (D7) . TXVALID DATA[7:0] . 0 output . (D0) 1 input TXVALID Input High Transmit Valid. Indicates that the DATA bus is valid for transmit. The (TXV) assertion of TXVALID initiates the transmission of SYNC on the USB bus. The negation of TXVALID initiates EOP on the USB. Control inputs (OPMODE[1:0], T
Inhaltszusammenfassung zur Seite Nr. 11
Hi-Speed USB Device PHY with UTMI Interface Datasheet Table 4.5 Power and Ground Signals ACTIVE NAME DIRECTION LEVEL DESCRIPTION VDD3.3 N/A N/A 3.3V Supply. Provides power for USB 2.0 Transceiver, UTMI+ Digital, Digital I/O, and Regulators. (V33) REG_EN Input High On-Chip 1.8V regulator enable. Connect to ground to disable (REN) both of the on chip (VDDA1.8 and VDD1.8) regulators. When regulators are disabled: External 1.8V must be supplied to VDDA1.8 and VDD1.8 pins. When the regulators
Inhaltszusammenfassung zur Seite Nr. 12
Hi-Speed USB Device PHY with UTMI Interface Datasheet Chapter 5 Limiting Values Table 5.1 Absolute Maximum Ratings PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Maximum DP and DM V -0.3 5.5 V MAX_5V voltage to Ground Maximum VDD1.8 and V -0.3 2.5 V MAX_1.8V VDDA1.8 voltage to Ground Maximum 3.3V Supply V -0.3 4.0 V MAX_3.3V Voltage to Ground Maximum I/O Voltage to V -0.3 4.0 V I Ground o Storage Temperature T -55 150 C STG ESD PERFORMANCE All Pins V Human Body Model ±5 kV HBM LATCH-UP PERFORMA
Inhaltszusammenfassung zur Seite Nr. 13
Hi-Speed USB Device PHY with UTMI Interface Datasheet Chapter 6 Electrical Characteristics Table 6.1 Electrical Characteristics: Supply Pins (Note 6.1) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS Unconfigured Current I Device Unconfigured 55 mA AVG(UCFG) FS Idle Current I FS idle not data transfer 55 mA AVG(FS) FS Transmit Current I FS current during data 60.5 mA AVG(FSTX) transmit FS Receive Current I FS current during data 57.5 mA AVG(FSRX) receive HS Idle Current I HS idle not data transf
Inhaltszusammenfassung zur Seite Nr. 14
Hi-Speed USB Device PHY with UTMI Interface Datasheet Table 6.3 DC Electrical Characteristics: Analog I/O Pins (DP/DM) (Note 6.3) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS FS FUNCTIONALITY Input levels Differential Receiver Input V | V(DP) - V(DM) | 0.2 V DIFS Sensitivity Differential Receiver V 0.8 2.5 V CMFS Common-Mode Voltage Single-Ended Receiver Low V 0.8 V ILSE Level Input Voltage Single-Ended Receiver High V 2.0 V IHSE Level Input Voltage Single-Ended Receiver V 0.050 0.150 V HYSSE
Inhaltszusammenfassung zur Seite Nr. 15
Hi-Speed USB Device PHY with UTMI Interface Datasheet Table 6.3 DC Electrical Characteristics: Analog I/O Pins (DP/DM) (Note 6.3) (continued) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS High Speed High Level V 45Ω load 360 440 mV HSOH Output Voltage (DP/DM referenced to GND) High Speed IDLE Level V 45Ω load -10 10 mV OLHS Output Voltage (DP/DM referenced to GND) Chirp-J Output Voltage V HS termination resistor 700 1100 mV CHIRPJ (Differential) disabled, pull-up resistor connected. 45Ω load
Inhaltszusammenfassung zur Seite Nr. 16
Hi-Speed USB Device PHY with UTMI Interface Datasheet Table 6.5 Dynamic Characteristics: Digital UTMI Pins (Note 6.5) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS UTMI Timing DATA[7:0] T Output Delay. Measured 25ns PD from PHY output to the RXVALID rising edge of CLKOUT RXACTIVE RXERROR LINESTATE[1:0] TXREADY DATA[7:0] T Setup Time. Measured 5ns SU from PHY input to the TXVALID rising edge of CLKOUT. OPMODE[1:0] XCVRSELECT TERMSELECT DATA[7:0] T Hold time. Measured from 0ns H the rising egd
Inhaltszusammenfassung zur Seite Nr. 17
Hi-Speed USB Device PHY with UTMI Interface Datasheet Drive High Iout (mA) Slope = 1/49.5 Ohm -6.1 * |VOH| Test Limit Slope = 1/40.5 Ohm -10.71 * |VOH| 0 0.566*VOH 0.698*VOH VOH 0 Vout (Volts) Figure 6.1 Full-Speed Driver VOH/IOH Characteristics for High-speed Capable Transceiver Drive Low Iout Slope = 1/40.5 Ohm (mA) Test Limit 10.71 * |VOH| 22 Slope = 1/49.5 Ohm 0 1.09V 0.434*VOH VOH 0 Vout (Volts) Figure 6.2 Full-Speed Driver VOL/IOL Characteristics for High-speed
Inhaltszusammenfassung zur Seite Nr. 18
Hi-Speed USB Device PHY with UTMI Interface Datasheet 6.2 High-speed Signaling Eye Patterns High-speed USB signals are characterized using eye patterns. For measuring the eye patterns 4 points have been defined (see Figure 6.3). The Universal Serial Bus Specification Rev.2.0 defines the eye patterns in several ‘templates’. The two templates that are relevant to the PHY are shown below. TP1 TP2 TP3 TP4 USB Cable Traces Traces Transceiver A B Transceiver Connector Connector Hub Circuit Bo
Inhaltszusammenfassung zur Seite Nr. 19
Hi-Speed USB Device PHY with UTMI Interface Datasheet The eye pattern in Figure 6.4 defines the transmit waveform requirements for a hub (measured at TP2 of Figure 6.3) or a device without a captive cable (measured at TP3 of Figure 6.3). The corresponding signal levels and timings are given in table below. Time is specified as a percentage of the unit interval (UI), which represents the nominal bit duration for a 480 Mbit/s transmission rate. Level 1 400mV Differential Point 3 Point 4
Inhaltszusammenfassung zur Seite Nr. 20
Hi-Speed USB Device PHY with UTMI Interface Datasheet The eye pattern in Figure 6.5 defines the receiver sensitivity requirements for a hub (signal applied at test point TP2 of Figure 6.3) or a device without a captive cable (signal applied at test point TP3 of Figure 6.3). The corresponding signal levels and timings are given in the table below. Timings are given as a percentage of the unit interval (UI), which represents the nominal bit duration for a 480 Mbit/s transmission rate. Level 1
