ملخص المحتوى في الصفحة رقم 1
Application Report
SLLA032
TNETE2201 EVM Kit Setup and Usage
Boyd Barrie MSDS Applications Group
Abstract
The Texas Instruments (TI ) TNETE2201 EVM (evaluation module) kit is a tool used to
evaluate and design high-speed prototypes using the TNETE2201 Ethernet Transceiver
IC (10 mm x 10 mm TQFP plastic package). The EVM kit is used to evaluate device
parameters while acting as a guide for high-speed board layout. The high-speed
interface is selectable between a 50- W SMA connector and a GBI
ملخص المحتوى في الصفحة رقم 2
Application Report SLLA032 Figures Figure 1. GBIC Setup Modifications................................................................................................................4 Figure 2. Bit Error-Rate Ratio Test Configuration ...........................................................................................5 Figure 3. Eye Diagrams of High-Speed Serial Outputs...................................................................................5 Figure 4. TNETE2201 EVM Board Sche
ملخص المحتوى في الصفحة رقم 3
Application Report SLLA032 Board Layout and Configuration The TNETE2201 EVM kit is designed to give the developer many options for operation. Many of these options are selectable by DIP switch and others may require board component removal or additions. The following sections provide guidelines to configure the EVM kit for different modes of operation. The EVM kit is normally delivered in a default configuration that requires external clock and data inputs. The high-speed serial input and outpu
ملخص المحتوى في الصفحة رقم 4
Application Report SLLA032 Designator Function Condition (TNETE2201) DIP1-4 LCKREFN X (OFF) DIP1-5 TESTEN ON DIP1-6 SYNCEN X (OFF) DIP1-7 LOOPEN ON DIP1-8 CLKEN X (OFF) Note: X is a don't care state (default position). The GBIC Configuration requires a modification of the steering capacitors C23 through C30. This requires removing C24, C26, C27, and C30 and soldering these capacitors in locations C23, C25, C28, and C29 (see Figure 1). Figure 1. GBIC Setup Modifications GBIC INSTALLED CAPACITORS
ملخص المحتوى في الصفحة رقم 5
Application Report SLLA032 Both the pulse generator and the BERT are synchronized with an external clock source. The operator adjusts the variable phase delay to ensure that the clock meets the setup and hold time of the data. The parallel data along with the clock is routed to the transmitter where the data is serialized and captured by the oscilloscope. Figure 3 shows an example eye diagram taken using this technique. Figure 2. Bit Error-Rate Ratio Test Configuration Wizard HP54750A (With par
ملخص المحتوى في الصفحة رقم 6
Application Report SLLA032 Board Layouts, Schematics, and Bill of Materials TNETE2201 EVM Kit Setup and Usage 6
ملخص المحتوى في الصفحة رقم 7
ملخص المحتوى في الصفحة رقم 8
bom_list.txt 07/10/98 15:29:30 Electronics Design System Page: 0001 Bill of Materials <<>> 01-31xxx-xxx TEXAS INSTRUMENTS INCORPORATED
ملخص المحتوى في الصفحة رقم 9
ملخص المحتوى في الصفحة رقم 10
ملخص المحتوى في الصفحة رقم 11
ملخص المحتوى في الصفحة رقم 12
ملخص المحتوى في الصفحة رقم 13
Application Report SLLA032 TI Contact Numbers INTERNET Asia TI Semiconductor Home Page Phone www.ti.com/sc International +886-2-23786800 Domestic TI Distributors Australia 1-800-881-011 www.ti.com/sc/docs/distmenu.htm TI Number -800-800-1450 PRODUCT INFORMATION CENTERS China 10810 Americas TI Number -800-800-1450 Phone +1(972) 644-5580 Hong Kong 800-96-1111 Fax +1(972) 480-7800 TI Number -800-800-1450 Email sc-infomaster@ti.com India 000-117 Europe, Middle East, and Africa TI Number -800-800-145
ملخص المحتوى في الصفحة رقم 14
Application Report SLLA032 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertain
